WO2006118787A1 - A semiconductor device having a gate dielectric of different blocking characteristics - Google Patents
A semiconductor device having a gate dielectric of different blocking characteristics Download PDFInfo
- Publication number
- WO2006118787A1 WO2006118787A1 PCT/US2006/014628 US2006014628W WO2006118787A1 WO 2006118787 A1 WO2006118787 A1 WO 2006118787A1 US 2006014628 W US2006014628 W US 2006014628W WO 2006118787 A1 WO2006118787 A1 WO 2006118787A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gate insulation
- insulation layer
- species
- transistor
- dielectric
- Prior art date
Links
- 230000000903 blocking effect Effects 0.000 title claims abstract description 32
- 239000004065 semiconductor Substances 0.000 title claims description 74
- 238000009413 insulation Methods 0.000 claims abstract description 89
- 239000002019 doping agent Substances 0.000 claims abstract description 66
- 238000000034 method Methods 0.000 claims description 112
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 59
- 229910052757 nitrogen Inorganic materials 0.000 claims description 31
- 238000009792 diffusion process Methods 0.000 claims description 26
- 238000010438 heat treatment Methods 0.000 claims description 7
- 230000000295 complement effect Effects 0.000 claims description 4
- 230000008569 process Effects 0.000 description 84
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 29
- 230000015572 biosynthetic process Effects 0.000 description 17
- 239000000463 material Substances 0.000 description 15
- 230000003647 oxidation Effects 0.000 description 14
- 238000007254 oxidation reaction Methods 0.000 description 14
- 235000012239 silicon dioxide Nutrition 0.000 description 14
- 239000000377 silicon dioxide Substances 0.000 description 14
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 12
- 229910052796 boron Inorganic materials 0.000 description 12
- 239000000758 substrate Substances 0.000 description 12
- 238000002513 implantation Methods 0.000 description 11
- 230000035515 penetration Effects 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 238000005468 ion implantation Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000002955 isolation Methods 0.000 description 6
- 238000013459 approach Methods 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 238000010348 incorporation Methods 0.000 description 4
- 230000001590 oxidative effect Effects 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 230000005641 tunneling Effects 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- -1 nitrogen ions Chemical class 0.000 description 3
- 238000012216 screening Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
Definitions
- the present invention relates to the field of fabricating microstructures including integrated circuits, and, more particularly, to the formation of an ultra-thin dielectric layer, such as a gate dielectric layer for field effect transistors.
- microstructures are integrated into a wide variety of products.
- One example in this respect is the employment of integrated circuits that, due to their relatively low cost and high performance, are increasingly used in many types of devices, thereby allowing superior control and operation of those devices.
- manufacturers of microstructures, such as integrated circuits are confronted with the task of steadily improving performance of these microstructures with every new generation appearing on the market.
- the gate dielectric of a transistor has a significant impact on the performance of the transistor.
- reducing the size of a field effect transistor that is reducing the length of a conductive channel that forms in a portion of a semiconductor region by applying a control voltage to a gate electrode formed on a gate insulation layer, also requires the reduction of the thickness of the gate insulation layer to maintain the required capacitive coupling from the gate electrode to the channel region.
- silicon dioxide has preferably been used as the material for the gate insulation layer due to the well-known and superior characteristics of the silicon dioxide/silicon interface.
- the thickness of the gate insulation layer has to be reduced to about 1.5 nm or less in order to maintain the required controllability of the transistor operation.
- Steadily decreasing the thickness of the silicon dioxide gate insulation layer leads to an increased leakage current therethrough, thereby resulting in an unacceptable increase of static power consumption as the leakage current exponentially increases for a linear reduction of the layer thickness.
- a thickness for obtaining a specified capacitive coupling will also be referred to as capacitive equivalent thickness and determines the thickness that would be required for a silicon dioxide layer. It turns out, however, that it is difficult to incorporate high-k materials into the conventional integration process and, more importantly, the provision of a high-k material as a gate insulation layer seems to have a significant influence on the carrier mobility in the underlying channel region, thereby remarkably reducing the carrier mobility and thus the drive current capability. Hence, although an improvement of the static transistor characteristics may be obtained by providing a thick high-k material, at the same time an unacceptable degradation of the dynamic behavior presently makes this approach less than desirable.
- a different approach that is currently favored is the employment of an integrated silicon oxide layer including a certain amount of nitrogen that may reduce the gate leakage current by 0.5 to 2 orders of magnitude while maintaining compatibility with standard CMOS process techniques. It has been found that the reduction of the gate leakage current mainly depends upon the nitrogen concentration incorporated into the silicon dioxide layer by means of plasma nitridation. Although this approach seems to relax the issue of gate dielectric leakage for the present circuit generation, this approach seems to be difficult for further aggressive dielectric thickness scaling required for device generations having a gate insulation layer thickness well below 2 nm, owing to reduced P-channel transistor reliability and/or reduced electron mobility in N-channel transistors.
- the nitrogen within the silicon dioxide layer may also serve to reduce boron diffusion into the channel region of P-channel transistors due to the high diffusivity of boron, which may, once diffused into the channel region, cause a shift of the threshold voltage of the P-channel transistor, thereby compromising performance and reliability of the complete integrated circuit.
- Fig. Ia schematically shows a cross-sectional view of a semiconductor device 100 comprising a substrate 101, such as a bulk silicon substrate or an SOI (silicon on insulator) substrate as may typically be used for the formation of complex integrated circuits, such as CPUs, storage chips, and the like.
- a substrate 101 such as a bulk silicon substrate or an SOI (silicon on insulator) substrate as may typically be used for the formation of complex integrated circuits, such as CPUs, storage chips, and the like.
- SOI silicon on insulator
- a gate insulation layer 105 is formed on the first and second semiconductor regions 102, 103 with a thickness in accordance with device requirements.
- the gate insulation layer 105 may be comprised of silicon dioxide with a thickness of 2 nm or even less for highly sophisticated integrated circuits.
- the semiconductor device 100 as shown in Figure Ia may be formed in accordance with the following processes. After the formation of the trench isolation 104 by well-established photolithography, trench etch, deposition and planarization techniques, a vertical dopant profile may be created within the first and second semiconductor regions 102, 103 as is required for advanced MOS transistor structures. For convenience, a corresponding vertical dopant profile is not shown in Figure Ia. Thereafter, the gate insulation layer 105 may be formed by a well-established thermal oxidation process, which is controlled so as to substantially obtain the target thickness.
- the semiconductor device 100 may be subjected to a nitridation process, indicated as 106, during which the surface of the gate insulation layer 105 is exposed to a nitrogen-containing plasma ambient to incorporate a certain amount of nitrogen into the silicon dioxide of the gate insulation layer 105.
- a nitridation process indicated as 106
- an additional amount of nitrogen within the silicon dioxide may reduce charge carrier tunneling and may also influence the overall permittivity of the gate insulation layer 105.
- nitrogen within the gate insulation layer 105 may also affect the diffusion blocking capability of the gate insulation layer 105, in particular in view of boron diffusion, which may arise from a gate electrode structure to be formed on the gate insulation layer 105 in subsequent manufacturing steps and operation of the device.
- the gate insulation layer 105 With the ever decreasing thickness of the gate insulation layer 105, for instance well below 2 nm, it is increasingly difficult to provide the required nitrogen concentration and to substantially confine the nitrogen to the gate insulation layer 105.
- a certain amount of nitrogen may also be incorporated into areas of the first and second semiconductor regions 102 and 103 that are located in the vicinity of an interface between the regions 102, 103 and the overlying gate insulation layer 105.
- nitrogen within the channel region of an N-channel transistor element may reduce the electron mobility and thus reduce the current drive capability of the transistor, thereby also compromising the overall performance of the semiconductor device 100. Consequently, the nitridation process 106 is controlled to obtain a trade-off between electron mobility degradation and boron diffusion blocking capability at the P-channel transistor.
- enhanced electron mobility and, therefore, transistor performance may be obtained at the cost of reduced P-channel reliability, and vice versa.
- Figure Ib schematically shows the semiconductor device 100 in a further advanced manufacturing stage.
- a first transistor 110 formed in and on the first semiconductor region 102 may represent a P-channel transistor
- a second transistor 120 formed in and on the second semiconductor region 103 may represent an N-channel transistor.
- the second transistor element 120 may be protected by a respective resist mask 130, while respective transistor regions, such as a gate electrode 111 and drain and source regions 112 of the first transistor 110, receive a boron concentration in accordance with device requirements.
- Corresponding regions such as a gate electrode 121 and drain and source regions 122 of the second transistor 120, may previously have been implanted with an appropriate N-type dopant, which typically exhibits a significantly lower diffusivity compared to boron.
- an appropriate N-type dopant typically exhibits a significantly lower diffusivity compared to boron.
- boron diffusion from the gate electrode 111 into the first semiconductor region 102 may be reduced to a degree as is given by the amount of nitrogen incorporated into the gate insulation layer 105 and into portions of the first and second semiconductor regions 102, 103.
- the increased nitrogen amount within the gate insulation layer 105 in the second transistor 120 may, during operation, compromise the transistor performance due to a reduced electron mobility. Consequently, with increasing nitrogen concentration within the gate insulation layer 105, performance of the second transistor 120 is increasingly reduced.
- the present invention is directed to a technique that enables the formation of gate insulation layers at different substrate locations, which exhibit different diffusion blocking capabilities, thereby allowing one to specifically design gate insulation layers for N-channel transistors and P-channel transistors in accordance with transistor-specific requirements.
- a method comprises forming a gate insulation layer on a first semiconductor region and a second semiconductor region. Moreover, the method comprises selectively adjusting a dopant blocking capability of the gate insulation layer to be different in a portion of the gate insulation layer corresponding to the first semiconductor region relative to a portion of the gate insulation layer corresponding to the second semiconductor region.
- a semiconductor device comprises a first transistor including a first gate electrode structure with a first gate insulation layer formed above a first semiconductor region. Moreover, the semiconductor device comprises a second transistor including a second gate electrode structure with a second gate insulation layer formed above a second semiconductor region, wherein the first gate insulation layer has a first dopant diffusion blocking capability that differs from a second dopant diffusion blocking capability of the second gate insulation layer.
- Figures Ia-Ib schematically illustrate cross-sectional views of a complementary transistor pair with an ultra-thin gate insulation layer during the manufacturing according to a conventional process technique
- Figures 2a-21 schematically depict cross-sectional views of a complementary transistor pair with an ultra-thin gate insulation layer during various manufacturing stages according to illustrative embodiments of the present invention.
- the present invention is based on the concept that the diffusion blocking capability of a gate insulation layer may be locally adjusted to correspond to desired transistor characteristics.
- dielectric dopants which exhibit, in combination with a dielectric base material, a diffusion blocking effect, may be incorporated into a gate insulation layer in such a way that a specified first portion of the gate insulation layer receives the dielectric dopant material in a different concentration and/or receives a different species of dopant material compared to a second specified portion of the gate insulation layer.
- FIG. 2a schematically shows a semiconductor device 200 comprising a substrate 201, which may represent a bulk silicon substrate, an SOI substrate and the like.
- the substrate 201 may have formed thereon a first semiconductor region 202 and a second semiconductor region 203, which may be comprised of any appropriate semiconductor material, such as silicon, silicon/germanium and the like.
- the first and second semiconductor regions 202, 203 may differ in crystalline orientation and/or intrinsic strain that prevails in these regions or that may be established during the further manufacturing processes.
- the first and second semiconductor regions 202, 203 may be separated by an isolation structure 204, which may be provided in the form of a trench isolation as is presently preferably used in highly advanced semiconductor devices.
- the semiconductor device 200 further comprises a first portion 205a of a gate insulation layer 205, wherein the first portion 205a is formed on the first semiconductor region 202.
- a second portion 205b of the gate insulation layer 205 is formed on the second semiconductor region 203.
- the first and second portions 205a, 205b may initially be formed of an oxide of the underlying semiconductor material and thus may be formed in sophisticated CMOS devices in the form of silicon dioxide.
- the semiconductor device 200 may include transistor elements having a gate length of approximately 50 nm or even less (see Figure 21). Consequently, a thickness of the gate insulation layer 205 may therefore be less than approximately 20 A and may, in some particular embodiments, be approximately 12 A and even less. Since silicon dioxide may not provide the required diffusion blocking characteristics, for instance in view of boron diffusion as is typically encountered in P-channel transistors, an appropriately high amount of a dielectric dopant species 207a is incorporated into the first portion 205a to obtain, in one illustrative embodiment, in combination with a subsequent dielectric dopant introduction into the portion 205b, a required final diffusion blocking behavior of the portion 205a, as will be described with reference to Figure 2b.
- a typical process flow for forming the semiconductor device 200 as shown in Figure 2a may comprise the following processes.
- advanced implantation sequences may be performed to produce the required dopant profile within the first and second semiconductor regions 202, 203.
- the first semiconductor region 202 may be formed to enable the formation of a P-channel transistor, while the second semiconductor region 203 may receive an appropriate dopant profile to form therein and thereon an N-channel transistor.
- well-established implantation sequences with respective resist masks may be performed to obtain adequate dopant profiles within the regions 202 and 203. For convenience, any such dopant profiles are not shown.
- the gate insulation layer 205 may be formed, which may be achieved, in one illustrative embodiment, by a thermal oxidation process, wherein process parameters, such as oxidation time, composition of the oxidizing ambient and the like, are controlled to obtain a desired thickness of the layer 205, which may be, as previously stated, less than approximately 20 nm or even approximately 12 A and even less.
- the gate insulation layer 205 may be formed by advanced deposition techniques, such as chemical vapor deposition (CVD), atomic layer deposition (ALD) and the like.
- the gate insulation layer 205 may be formed on the basis of a chemical oxidation using an appropriate chemistry to obtain a controlled growth of semiconductor oxide on the regions 202 and 203. It should be appreciated that the various techniques for forming the gate insulation 205 described above may be combined in any appropriate manner, depending on circumstances.
- a mask 233 may be formed above the gate insulation layer 205 in such a way that at least the first portion 205a is exposed while the second portion 205b is covered.
- the mask 233 may be formed by substantially the same photolithography process as may also be used in creating different vertical dopant profiles within the regions 202 and 203.
- the semiconductor device 200 may be subjected to a process 206 for incorporating the dielectric dopant species 207a into the first portion 205a.
- the process 206 may represent a nitridation process, in which a plasma ambient is established that includes the species 207a.
- process parameters such as bias voltage applied between the plasma and the substrate 201, may be adjusted so as to substantially avoid undue penetration of the species 207a into the region 202.
- the amount of the species 207a incorporated into the portion 205a may be adjusted in such a way that, in combination with a further dopant species to be incorporated into the portion 205b, the desired diffusion blocking capability in the portion 205a is achieved.
- the nitridation process 206 may be controlled so as to incorporate an amount of the species 207a into the portion
- the species 207a may be comprised of nitrogen, as nitrogen, in combination with silicon dioxide, significantly reduces boron diffusion, charge carrier tunneling and the like.
- the process 206 may, at least partially, be performed in an oxidizing ambient, thereby increasing the thickness of the portion 205a while also incorporating the species 207a.
- the mask 233 may be removed, for instance, by well-established resist ashing processes, where the mask 233 is provided as a resist mask, followed by well-established cleaning processes.
- Figure 2b schematically shows the semiconductor device 200 after the completion of the above-described processes.
- the device 200 is subjected to a further process 208 for introducing a dielectric species 207b, which may, in some embodiments, be different from the species 207a, at least into the portion 205b.
- the process 208 is performed simultaneously for both portions 205a, 205b, thereby increasing the concentration of the dielectric dopants within portion 205a, while obtaining a desired reduced dielectric dopant concentration within the portion 205b and thus within the neighboring semiconductor region 203.
- the process 208 may be performed as a nitridation process, thereby also incorporating nitrogen as the species 207b.
- the species 207b may represent another material, such as carbon and the like. Consequently, when the process 208 is performed without a mask for covering the portion 205a, the combined concentration of dielectric dopants, which is also denoted as 207a, received by the processes 206 and 208 in the layer portion 205a with a certain degree of penetration into the region 202, is selected to obtain the target concentration and thus the target diffusion blocking capability as is required for a highly advanced P-channel transistor to be formed in and on the region 202.
- the dielectric dopant concentration in the portion 205b may be selected to obtain the required permittivity and blocking effect for electron tunneling, while maintaining the overall dielectric dopant concentration of the species 207b, for instance of nitrogen, within the region 203 at a required low level so as to not unduly compromise the electron mobility.
- a heat treatment may be performed to more uniformly distribute the species 207a and 207b within the respective portions 205b and 205a.
- a rapid thermal anneal process with a temperature in the range of approximately 600-1000 0 C for a time period of 5-60 seconds may be appropriate to enhance the dielectric dopant uniformity within the portions 205a and 205b.
- the sequence represented by Figures 2a and 2b may readily be inverted, that is, the process 208 may be applied on the initially formed gate insulation layer 205b, for instance without any mask, thereby substantially providing an identical dielectric dopant distribution within the portions 205a and 205b.
- the mask 233 may be formed and the process 206 may be carried out, thereby increasing the dielectric dopant concentration within the portion 205a to a desired level.
- a corresponding heat treatment may then be performed to enhance the dielectric dopant uniformity within the portions 205a and 205b.
- Figure 2c schematically shows the semiconductor device 200 in accordance with a further illustrative embodiment.
- the mask 233 is formed above the semiconductor region 203, possibly with any intermediate screening layers (not shown) and the like, while exposing the region 202, which may be covered by any screening layers and the like, which are, for convenience, not shown in Figure 2c.
- the gate insulation layer 205 as shown in Figures 2a and 2b has not yet been formed.
- the semiconductor device 200 is subjected to the process 206 for incorporating dielectric dopants into the exposed region 202, wherein the process 206 may, for instance, represent an ion implantation process on the basis of nitrogen ions.
- the device 200 comprises the species 207a at a surface portion of the semiconductor region 202, wherein an average penetration depth of the species 207a may be controlled by the process parameters of the process 206.
- the process 206 represents an ion implantation process
- the implantation energy may correspondingly be selected to obtain a desired penetration depth.
- an implantation energy of several kV may be used.
- the presence of any screen layers, such as oxide layers and the like, may be taken into consideration when selecting an appropriate implantation energy.
- Suitable simulation programs for estimating the penetration depth of various ions into a variety of materials are available and may be used for selecting appropriate process parameters.
- Figure 2d schematically shows the device 200 with the gate insulation layer 205 having the portions 205a and 205b, wherein additionally the portion 205a comprises the dielectric dopant species 207a.
- the layer portions 205a, 205b may be formed by a thermal oxidation process, during which the diffusion of the dielectric dopant species 207a, for instance comprising nitrogen, is significantly reduced compared to the diffusion of oxygen and silicon, thereby ensuring that the dielectric dopant species 207a is substantially confined to the layer portion 205a, in particular when the average penetration depth during the process 206 substantially corresponds to the thickness of the layer 205.
- Figure 2e schematically shows the semiconductor device 200 during the process 208 for introducing a second dielectric dopant species 207b at least into the portion 205b.
- the species 207b is also introduced into the layer portion 205a, thereby obtaining a final desired dielectric dopant concentration in and near the layer portion 205a.
- the process 208 may be performed as a nitridation process as previously described with reference to Figures 2a and 2b. It should further be appreciated, that the process 208 may also be performed by means of a mask to substantially avoid dielectric dopant incorporation in the layer portion 205a.
- the required dielectric dopant concentration of the species 207a may be adjusted entirely by the process 206, thereby providing an enhanced flexibility in independently adjusting the characteristics of the portions 205b and 205a, as is also described with reference to Figures 2a and 2b.
- the process sequence described with reference to Figures 2a and 2b may also be performed on the basis of two masking steps so as to individually incorporate the species 207a and 207b with the respective other layer portion covered.
- FIG. 2f schematically shows the semiconductor device 200 in accordance with a further illustrative embodiment.
- the semiconductor device 200 is subjected to the process 206 for incorporating the dielectric dopant species, for instance the species 207b, which may comprise nitrogen, into the regions 202 and 203 without any mask.
- the gate insulation layer 205 is not yet formed, any other sacrificial layer, such as a screening layer, may be formed on the regions 202 and 203.
- any such optional sacrificial layer is not shown in Figure 2f.
- the process 206 may be performed as an ion implantation process, wherein process parameters, such as implantation energy and dose, may be appropriately selected, as is also discussed above.
- Figure 2g schematically shows the device 200 with the portions 205a and 205b of the gate insulation layer 205 formed above the regions 202 and 203, respectively.
- the gate insulation layer 205 may be formed by a thermal oxidation and/or a chemical oxidation, wherein the reduced diffusivity of the species 207b ensures the confinement of the dielectric dopants within and close to the portions 205a and 205b, as is also described with reference to Figure 2b.
- Figure 2h schematically shows the device 200 after the formation of the mask 233 covering the portion 205b, while exposing the portion 205a. Moreover, the device 200 is subjected to the process 208 for incorporating the species 207a, thereby increasing the overall dielectric dopant concentration in the portion 205a and in the vicinity thereof.
- the process 208 may be a nitridation process as is previously described, or may be an ion implantation with appropriate process parameters.
- Figure 2i schematically shows the semiconductor device 200 in accordance with still another illustrative embodiment.
- the mask 233 is formed to cover the region 203 while exposing the region 202, wherein the gate insulation layer 205 is still to be formed.
- the same criteria apply as previously explained.
- the device 200 is subjected to the process 206 for incorporating the dielectric dopant species 207a into the region 202.
- the process 206 may be an ion implantation on the basis of nitrogen ions, wherein appropriate process parameters may be used to control the average penetration depth in accordance with a targeted thickness of the gate insulation layer 205 to be formed.
- Figure 2j schematically shows the device 200 after removal of the mask 233 while being subjected to the process
- the process 208 may also be performed on the basis of a mask (not shown) to substantially avoid the incorporation of the species 207b into the region 202, thereby requiring that the finally intended dielectric dopant concentration in the region 202 is achieved by the process 206.
- the combined incorporation during the processes 206 and 208 provides the desired overall dielectric dopant concentration within the region 202 so that no further mask is required during the process 208.
- the process 208 may represent an ion implantation on the basis of, for instance, nitrogen ions, for which appropriate implantation parameters, such as energy and dose, may be selected so as to substantially achieve the target concentration within the regions 202 and 203.
- an optional heat treatment may be performed to enhance the uniformity of the species 207a and 207b in the depth direction and cure implantation-induced damage, wherein, for instance, a temperature in the range of approximately 700-1000°C for a time period of 15-60 seconds may be appropriate, when nitrogen is used for the first and the second species 207a, 207b.
- the gate insulation layer 205 may be formed by a thermal oxidation process without a preceding heat treatment, wherein, during an initial phase of the oxidizing process, the application of oxygen may be reduced or prevented to enhance the dielectric dopant uniformity prior to the actual oxidation.
- the controlled thermal oxidation process may be performed upon the device 200 as shown in Figure 2j without any preceding heat treatment or non-oxidizing periods.
- Figure 2k schematically shows the semiconductor device 200 after the formation of the gate insulation layer 205 including the portions 205a formed on the region 202 and the portion 205b formed on the region 203 having a different concentration of the dielectric dopant species 207a or 207b, when the same dopant species is used in the processes 206 and 208 and/or may have different types of dielectric dopant species, when different dopant species are used in the processes 206 and 208.
- the gate insulation layer 205 may be formed by a thermal oxidation process, thereby allowing the employment of well-approved controlled thermal oxidation recipes.
- the heat treatment such as a rapid thermal anneal process, may be performed followed by a chemical oxidation process to form the portions 205a and 205b.
- the embodiments of the present invention enable the formation of the gate insulation layer portions 205a, 205b having a locally adjusted and different diffusion blocking capability due to a different concentration of a diffusion blocking dielectric dopant and/or due to different types of dielectric dopants incorporated in the regions 205a and 205b.
- the dielectric dopant species used for adjusting the blocking capabilities of the layer portions 205a and 205b comprises nitrogen, which may be incorporated into the respective portions by a nitridation process and/or an ion implantation process, wherein typically a masking step may be used to provide a locally varying nitrogen concentration.
- an increased nitrogen concentration may be provided within the portion 205a and in the vicinity of the portion 205a to enhance the blocking effect in view of boron diffusion, thereby rendering the region 202 with the gate insulation layer portion 205a highly advantageous for the formation of P-channel transistors, while the characteristics of the portion 205b may specifically be tailored in order to not unduly compromise the electron mobility in the region 203 that may conventionally be caused by an undue nitrogen concentration in the vicinity of the layer portion 205b. It should further be appreciated that the embodiments described above for forming the portions 205a and 205b may be highly advantageous for the formation of complementary transistor pairs to significantly enhance the overall performance of the device 200.
- the portions 205a and 205b may represent non-neighboring areas of a specific die region, which may require gate insulation layers of different characteristics.
- the above-described process sequences are not restricted to the formation of two different portions 205a, 205b, but may be repeated by introducing further masking steps to generate three or more layer portions having different blocking capabilities. For example, transistor elements requiring extremely fast switching times may need an even more reduced concentration of nitrogen within their gate insulation layer portions compared to the still reduced concentration in the portion 205b.
- the corresponding semiconductor region may be masked during two preceding dielectric dopant introduction steps, as are shown for instance in Figures 2a-2j, while, in a final step, an appropriate dielectric dopant concentration may be introduced into these semiconductor regions.
- the preceding steps for introducing dielectric dopants into the portions 205b and 205a may then accordingly be redesigned so as take into consideration the third step of introducing dielectric dopants. For more than three different blocking capabilities, this procedure may be repeated in accordance with device requirements.
- transistor elements may be formed in and on the regions 202 and 203 having their specifically designed gate insulation layers 205a and 205b.
- a first transistor element 210 may be formed in and on the region 202 and may represent a P-channel transistor having P-doped, for instance boron-doped, drain/source regions 212 and a gate electrode structure 211 including the gate insulation layer 205a, wherein at least significant portions of the gate electrode structure may be doped with the same material as the drain/source regions 212, wherein undue dopant diffusion through the gate insulation layer 205a is suppressed.
- the device 200 comprises a second transistor element 220, which may be an N-channel transistor having heavily N-doped source/drain regions 222 and a gate electrode structure 221, significant portions of which are also doped with an N-dopant. Due to the specifically designed gate insulation layer 205b of the gate electrode structure 221, the electron mobility within a channel region 203c is substantially not affected by the requirements with respect to the diffusion blocking capabilities of the gate insulation layer 205a, as is the case in the conventional transistor element 120 as shown in Figure Ib.
- the transistors 210 and 220 may represent highly advanced transistor devices having a gate length 2111, 2211, respectively of approximately 50 run and even less. However, it should be appreciated that the principles of the present invention may readily be applied to transistor elements having a longer gate length.
- the transistor elements 210 and 220 may be formed in accordance with well-established processes including the deposition and patterning of the gate electrode structures 211 and 221 by well-established photolithography, etch and spacer formation techniques in combination with sophisticated implantation and anneal cycles. Moreover, other transistor architectures may be used, such as transistors having raised source/drain regions and/or transistor architectures requiring the formation of internal strain in the regions 202 and/or 203. Moreover, the regions 202 and 203 may represent semiconductor regions of the same material but differing crystalline orientations. It should further be appreciated that, although the device 200 is illustrated as a bulk device, a buried insulating layer may be formed within the regions 202 and 203 to provide substantially completed isolated transistor structures.
- the present invention provides an enhanced technique for the formation of specifically designed gate insulation layers, in which particularly the blocking capabilities with respect to boron penetration of an underlying semiconductor region may individually be adapted to meet specific transistor requirements.
- the blocking capabilities of P-channel transistors may be enhanced by providing an increased concentration of, for instance, nitrogen in the respective gate insulation layer, while a performance degradation of the N-channel transistor may substantially be avoided in that a corresponding gate insulation layer is specifically designed for high electron mobility.
- the reliability and threshold stability of the P-channel transistor may be enhanced, while nevertheless electron mobility of the N-channel transistor may be kept at a high level.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2006800145042A CN101167178B (en) | 2005-04-29 | 2006-04-19 | Method for manufacturing semiconductor device having a gate dielectric of different blocking characteristics |
GB0720856A GB2440467B (en) | 2005-04-29 | 2006-04-19 | A semiconductor device having a gate dielectric of different blocking characteristics |
JP2008508915A JP2008539592A (en) | 2005-04-29 | 2006-04-19 | Semiconductor devices with gate insulating films with different blocking characteristics |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005020058A DE102005020058B4 (en) | 2005-04-29 | 2005-04-29 | Production method for a semiconductor device with gate dielectrics with different blocking properties |
DE102005020058.3 | 2005-04-29 | ||
US11/284,270 US20060244069A1 (en) | 2005-04-29 | 2005-11-21 | Semiconductor device having a gate dielectric of different blocking characteristics |
US11/284,270 | 2005-11-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006118787A1 true WO2006118787A1 (en) | 2006-11-09 |
Family
ID=36809568
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/014628 WO2006118787A1 (en) | 2005-04-29 | 2006-04-19 | A semiconductor device having a gate dielectric of different blocking characteristics |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR20080011215A (en) |
GB (1) | GB2440467B (en) |
WO (1) | WO2006118787A1 (en) |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5596218A (en) * | 1993-10-18 | 1997-01-21 | Digital Equipment Corporation | Hot carrier-hard gate oxides by nitrogen implantation before gate oxidation |
WO1999052151A1 (en) * | 1997-02-28 | 1999-10-14 | Intel Corporation | A cmos integrated circuit having pmos and nmos devices with different gate dielectric layers |
US20020163011A1 (en) * | 1998-07-21 | 2002-11-07 | Lee Tae-Jung | Transistors including gate dielectric layers having different nitrogen concentrations and related structures |
JP2002334939A (en) * | 2001-05-10 | 2002-11-22 | Fujitsu Ltd | Semiconductor device and method of manufacturing the same |
US20020185693A1 (en) * | 2001-06-12 | 2002-12-12 | Yuri Yasuda | Semiconductor device and method for manufacturing the same |
US6521527B1 (en) * | 1993-09-02 | 2003-02-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of fabricating the same |
US20040067619A1 (en) * | 2002-10-04 | 2004-04-08 | Hiroaki Niimi | Method for non-thermally nitrided gate formation for high voltage devices |
US20040171209A1 (en) * | 2000-08-17 | 2004-09-02 | Moore John T. | Novel masked nitrogen enhanced gate oxide |
US20040232516A1 (en) * | 2001-07-18 | 2004-11-25 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20040232499A1 (en) * | 2002-10-29 | 2004-11-25 | Hynix Semiconductor Inc. | Transistor in semiconductor devices and method of fabricating the same |
WO2005036641A1 (en) * | 2003-09-09 | 2005-04-21 | International Business Machines Corporation | Method for separately optimizing thin gate dielectric of pmos and nmos transistors within the same semiconductor chip and device manufactured thereby |
WO2006031425A2 (en) * | 2004-08-27 | 2006-03-23 | Texas Instruments Incorporated | Cmos device having different nitrogen amounts in nmos and pmos gate dielectric layers |
-
2006
- 2006-04-19 KR KR1020077027549A patent/KR20080011215A/en not_active Application Discontinuation
- 2006-04-19 WO PCT/US2006/014628 patent/WO2006118787A1/en active Application Filing
- 2006-04-19 GB GB0720856A patent/GB2440467B/en not_active Expired - Fee Related
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6521527B1 (en) * | 1993-09-02 | 2003-02-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of fabricating the same |
US5596218A (en) * | 1993-10-18 | 1997-01-21 | Digital Equipment Corporation | Hot carrier-hard gate oxides by nitrogen implantation before gate oxidation |
WO1999052151A1 (en) * | 1997-02-28 | 1999-10-14 | Intel Corporation | A cmos integrated circuit having pmos and nmos devices with different gate dielectric layers |
US20020163011A1 (en) * | 1998-07-21 | 2002-11-07 | Lee Tae-Jung | Transistors including gate dielectric layers having different nitrogen concentrations and related structures |
US20040171209A1 (en) * | 2000-08-17 | 2004-09-02 | Moore John T. | Novel masked nitrogen enhanced gate oxide |
JP2002334939A (en) * | 2001-05-10 | 2002-11-22 | Fujitsu Ltd | Semiconductor device and method of manufacturing the same |
US20020185693A1 (en) * | 2001-06-12 | 2002-12-12 | Yuri Yasuda | Semiconductor device and method for manufacturing the same |
US20040232516A1 (en) * | 2001-07-18 | 2004-11-25 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20040067619A1 (en) * | 2002-10-04 | 2004-04-08 | Hiroaki Niimi | Method for non-thermally nitrided gate formation for high voltage devices |
US20040232499A1 (en) * | 2002-10-29 | 2004-11-25 | Hynix Semiconductor Inc. | Transistor in semiconductor devices and method of fabricating the same |
WO2005036641A1 (en) * | 2003-09-09 | 2005-04-21 | International Business Machines Corporation | Method for separately optimizing thin gate dielectric of pmos and nmos transistors within the same semiconductor chip and device manufactured thereby |
WO2006031425A2 (en) * | 2004-08-27 | 2006-03-23 | Texas Instruments Incorporated | Cmos device having different nitrogen amounts in nmos and pmos gate dielectric layers |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 2003, no. 03 5 May 2003 (2003-05-05) * |
Also Published As
Publication number | Publication date |
---|---|
GB0720856D0 (en) | 2007-12-05 |
KR20080011215A (en) | 2008-01-31 |
GB2440467B (en) | 2009-11-25 |
GB2440467A (en) | 2008-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8466520B2 (en) | Transistor with an embedded strain-inducing material having a gradually shaped configuration | |
US8536009B2 (en) | Differential threshold voltage adjustment in PMOS transistors by differential formation of a channel semiconductor material | |
US8507351B2 (en) | Dopant profile tuning for MOS devices by adapting a spacer width prior to implantation | |
US7517816B2 (en) | Technique for creating different mechanical stress in different channel regions by forming an etch stop layer having differently modified intrinsic stress | |
US7344984B2 (en) | Technique for enhancing stress transfer into channel regions of NMOS and PMOS transistors | |
US8426266B2 (en) | Stress memorization with reduced fringing capacitance based on silicon nitride in MOS semiconductor devices | |
US8138050B2 (en) | Transistor device comprising an asymmetric embedded semiconductor alloy | |
US20070045729A1 (en) | Technique for forming recessed strained drain/source regions in nmos and pmos transistors | |
US20090218633A1 (en) | Cmos device comprising an nmos transistor with recessed drain and source areas and a pmos transistor having a silicon/germanium material in the drain and source areas | |
US7732291B2 (en) | Semiconductor device having stressed etch stop layers of different intrinsic stress in combination with PN junctions of different design in different device regions | |
US20100078645A1 (en) | Semiconductor device comprising a buried poly resistor | |
US20100078735A1 (en) | Cmos device comprising nmos transistors and pmos transistors having increased strain-inducing sources and closely spaced metal silicide regions | |
US8129236B2 (en) | Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode | |
US7994037B2 (en) | Gate dielectrics of different thickness in PMOS and NMOS transistors | |
US20150200270A1 (en) | Field effect transistors for high-performance and low-power applications | |
US8039342B2 (en) | Enhanced integrity of a high-K metal gate electrode structure by using a sacrificial spacer for cap removal | |
WO2009108366A2 (en) | A semiconductor device comprising a metal gate stack of reduced height and method of forming the same | |
US8536036B2 (en) | Predoped semiconductor material for a high-K metal gate electrode structure of P- and N-channel transistors | |
US8198166B2 (en) | Using high-k dielectrics as highly selective etch stop materials in semiconductor devices | |
JP2007005627A (en) | Method for manufacturing semiconductor device | |
US8338894B2 (en) | Increased depth of drain and source regions in complementary transistors by forming a deep drain and source region prior to a cavity etch | |
US20060244069A1 (en) | Semiconductor device having a gate dielectric of different blocking characteristics | |
WO2007005136A1 (en) | Technique for forming contact insulation layers silicide regions with different characteristics | |
WO2005119760A1 (en) | Technique for creating different mechanical stress in different channel regions by forming an etch stop layer having differently modified intrinsic stress | |
WO2006118787A1 (en) | A semiconductor device having a gate dielectric of different blocking characteristics |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680014504.2 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 0720856 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20060419 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 0720856.4 Country of ref document: GB |
|
ENP | Entry into the national phase |
Ref document number: 2008508915 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077027549 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06750624 Country of ref document: EP Kind code of ref document: A1 |