WO2006095838A3 - Single port/multiple ring implementation of a data switch - Google Patents

Single port/multiple ring implementation of a data switch Download PDF

Info

Publication number
WO2006095838A3
WO2006095838A3 PCT/JP2006/304659 JP2006304659W WO2006095838A3 WO 2006095838 A3 WO2006095838 A3 WO 2006095838A3 JP 2006304659 W JP2006304659 W JP 2006304659W WO 2006095838 A3 WO2006095838 A3 WO 2006095838A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
transfer
bus unit
ramp
rings
Prior art date
Application number
PCT/JP2006/304659
Other languages
French (fr)
Other versions
WO2006095838A2 (en
WO2006095838B1 (en
Inventor
Scott Douglas Clark
Charles Ray Johns
David John Krolak
Takeshi Yamazaki
Jeffrey Douglas Brown
Original Assignee
Sony Computer Entertainment Inc
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc, Ibm filed Critical Sony Computer Entertainment Inc
Priority to EP06715480.7A priority Critical patent/EP1856618B1/en
Publication of WO2006095838A2 publication Critical patent/WO2006095838A2/en
Publication of WO2006095838A3 publication Critical patent/WO2006095838A3/en
Publication of WO2006095838B1 publication Critical patent/WO2006095838B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3253—Power saving in bus
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)

Abstract

A data switch, a method and a computer program are provided for the transfer of data between multiple bus units in a memory system. Each bus unit is connected to a corresponding data ramp. Each data ramp is only directly connected to the adjacent data ramps. This forms at least one data ring that enables the transfer of data from each bus unit to any other bus unit in the memory system. A central arbiter manages the transfer of data between the data ramps and the transfer of data between the data ramp and its corresponding bus unit. A preferred embodiment contains four data rings, wherein two data rings transfer data clockwise and two data rings transfer data counter-clockwise.
PCT/JP2006/304659 2005-03-10 2006-03-02 Single port/multiple ring implementation of a data switch WO2006095838A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP06715480.7A EP1856618B1 (en) 2005-03-10 2006-03-02 Single port/multiple ring implementation of a data switch

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/077,330 2005-03-10
US11/077,330 US20060206657A1 (en) 2005-03-10 2005-03-10 Single port/multiple ring implementation of a hybrid crossbar partially non-blocking data switch

Publications (3)

Publication Number Publication Date
WO2006095838A2 WO2006095838A2 (en) 2006-09-14
WO2006095838A3 true WO2006095838A3 (en) 2007-02-15
WO2006095838B1 WO2006095838B1 (en) 2007-03-15

Family

ID=36939111

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2006/304659 WO2006095838A2 (en) 2005-03-10 2006-03-02 Single port/multiple ring implementation of a data switch

Country Status (5)

Country Link
US (1) US20060206657A1 (en)
EP (2) EP2816485B1 (en)
JP (1) JP4346614B2 (en)
TW (1) TWI319531B (en)
WO (1) WO2006095838A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7917730B2 (en) * 2008-04-01 2011-03-29 International Business Machines Corporation Processor chip with multiple computing elements and external i/o interfaces connected to perpendicular interconnection trunks communicating coherency signals via intersection bus controller
US7865650B2 (en) * 2008-04-01 2011-01-04 International Business Machines Corporation Processor with coherent bus controller at perpendicularly intersecting axial bus layout for communication among SMP compute elements and off-chip I/O elements
US8429382B2 (en) 2008-04-30 2013-04-23 International Business Machines Corporation Information handling system including a multiple compute element processor with distributed data on-ramp data-off ramp topology
EP3014420A4 (en) * 2013-06-29 2017-04-05 Intel Corporation On-chip mesh interconnect
CN104348889B (en) * 2013-08-09 2019-04-16 鸿富锦精密工业（深圳）有限公司 Switching switch and electronic device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2226737A (en) * 1988-12-29 1990-07-04 Intel Corp Local area network with an active star topology
DE4041235C1 (en) * 1990-12-19 1992-02-20 Aeg Westinghouse Transport-Systeme Gmbh, 1000 Berlin, De Double ring bus system - has two buses which normally operate in parallel or are cross-coupled for testing to identify failure
JPH04156741A (en) * 1990-10-19 1992-05-29 Nec Corp Loop bus transmission mode
EP1327939A2 (en) * 2002-01-15 2003-07-16 Samsung Electronics Co., Ltd. Ring bus system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3628299A1 (en) * 1986-08-21 1988-02-25 Licentia Gmbh METHOD AND ARRANGEMENT FOR SIGNAL-SAFE TRANSFER OF SERIAL DATA BETWEEN PREFERRED TWO-CHANNEL SAFE COMPUTERS USING A DOUBLE-RING BUS SYSTEM
DE19922171B4 (en) * 1999-05-12 2009-08-27 Infineon Technologies Ag Communication system with a communication bus
US6496938B1 (en) * 2000-02-11 2002-12-17 Compaq Information Technologies Group Lp Enhanced PCI clock control architecture
US20040105453A1 (en) * 2001-08-14 2004-06-03 Shpak Dale John Capacity re-use in data communication networks
US6981082B2 (en) * 2003-05-16 2005-12-27 Agere Systems Inc. On chip streaming multiple bus protocol with dedicated arbiter

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2226737A (en) * 1988-12-29 1990-07-04 Intel Corp Local area network with an active star topology
JPH04156741A (en) * 1990-10-19 1992-05-29 Nec Corp Loop bus transmission mode
DE4041235C1 (en) * 1990-12-19 1992-02-20 Aeg Westinghouse Transport-Systeme Gmbh, 1000 Berlin, De Double ring bus system - has two buses which normally operate in parallel or are cross-coupled for testing to identify failure
EP1327939A2 (en) * 2002-01-15 2003-07-16 Samsung Electronics Co., Ltd. Ring bus system

Also Published As

Publication number Publication date
JP4346614B2 (en) 2009-10-21
WO2006095838A2 (en) 2006-09-14
TW200641626A (en) 2006-12-01
TWI319531B (en) 2010-01-11
EP1856618A2 (en) 2007-11-21
JP2006254434A (en) 2006-09-21
EP2816485B1 (en) 2016-08-03
US20060206657A1 (en) 2006-09-14
EP1856618B1 (en) 2014-10-22
WO2006095838B1 (en) 2007-03-15
EP2816485A1 (en) 2014-12-24

Similar Documents

Publication Publication Date Title
EP3844608A4 (en) Multiplier-accumulator circuit, logic tile architecture for multiply-accumulate and ic including logic tile array
WO2008076892A3 (en) Direct memory access controller
WO2006117751A3 (en) Programming parallel i2c slave devices from a single i2c data stream
WO2005103887A3 (en) Methods and apparatus for address map optimization on a multi-scalar extension
WO2006095838A3 (en) Single port/multiple ring implementation of a data switch
WO2008127698A3 (en) Memory system with point-to-point request interconnect
TW200731159A (en) Multiple graphics processor system and methods
WO2005031493A3 (en) Component with a dynamically reconfigurable architecture
GB2411504B (en) Data input system
GB2481567A (en) Unpacking packed data in multiple lanes
WO2008067367A3 (en) Multi-resolution display system
WO2004075010A3 (en) Statistically identifying an increased risk for disease
HK1090147A1 (en) Complex computation across heterogenous computer systems
WO2005072180A3 (en) Ordered record of system-wide fault in an hvac system
WO2006101863A3 (en) Reconfigurable wireless interconnects for data communication
JP2007272895A5 (en)
EP1859575A1 (en) Electronic device and a method for arbitrating shared resources
GB2436489B (en) Improved computer interface system using multiple independent graphical data input devices
WO2008092044A3 (en) Content-terminated dma
WO2006116044A3 (en) Array of data processing elements with variable precision interconnect
WO2006073204A3 (en) Methods and apparatus for list transfers using dma transfers in a multi-processor system
WO2008155124A3 (en) Load balancing
WO2006118685A3 (en) Lpc configuration sharing method
EP1327939A3 (en) Ring bus system
WO2006120225A3 (en) Dumping data in processing systems to a shared storage

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 2006715480

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: RU

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2006715480

Country of ref document: EP