WO2006079966A3 - Device comprising a latch - Google Patents
Device comprising a latch Download PDFInfo
- Publication number
- WO2006079966A3 WO2006079966A3 PCT/IB2006/050242 IB2006050242W WO2006079966A3 WO 2006079966 A3 WO2006079966 A3 WO 2006079966A3 IB 2006050242 W IB2006050242 W IB 2006050242W WO 2006079966 A3 WO2006079966 A3 WO 2006079966A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- deciding
- circuits
- tracking
- modes
- allow
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
- H03K3/2885—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit the input circuit having a differential configuration
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Microcomputers (AREA)
Abstract
Devices (101-105) comprising latches (1-3) with tracking circuits (4) for, in tracking modes, tracking data signals and with deciding circuits (5) for, in deciding modes, deciding about the data signal can use their available time more efficiently by, in the tracking modes, preparing the deciding circuits (5). Thereto, the deciding circuits (5) are not to be switched between disabled/enabled situations, but are to be kept enabled. The tracking circuits (4), in the tracking modes, supply signal values derived from the data signals to the deciding circuits (5), and the deciding circuits (5), in the deciding modes, amplify the signal values. The tracking circuits (4) comprise diodes (21,22) to allow reduced voltage swings in the data signals to be sufficient for proper performances of the latch (1-3). Such reduced voltage swings allow the latches (1-3) to perform at higher speeds. The parasitic capacitors present between the cathodes of the diodes (21,22) form capacitances for storing the signal values and allow the deciding circuits (5) to be prepared.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007552777A JP2008529391A (en) | 2005-01-28 | 2006-01-23 | Device with latch |
EP06710725A EP1844548A2 (en) | 2005-01-28 | 2006-01-23 | Device comprising a latch |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05100549.4 | 2005-01-28 | ||
EP05100549 | 2005-01-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006079966A2 WO2006079966A2 (en) | 2006-08-03 |
WO2006079966A3 true WO2006079966A3 (en) | 2006-10-12 |
Family
ID=36616831
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2006/050242 WO2006079966A2 (en) | 2005-01-28 | 2006-01-23 | Device comprising a latch |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1844548A2 (en) |
JP (1) | JP2008529391A (en) |
CN (1) | CN101107778A (en) |
WO (1) | WO2006079966A2 (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4587444A (en) * | 1982-07-13 | 1986-05-06 | Fujitsu Limited | Variable-threshold-type differential signal receiver |
US4622475A (en) * | 1984-03-05 | 1986-11-11 | Tektronix, Inc. | Data storage element having input and output ports isolated from regenerative circuit |
US4982119A (en) * | 1988-03-10 | 1991-01-01 | Nec Corporation | Comparator with latch circuit |
US5079443A (en) * | 1989-09-27 | 1992-01-07 | Kabushiki Kaisha Toshiba | Voltage comparator circuit having hysteresis characteristics of narrow range of voltage |
US5099142A (en) * | 1989-09-11 | 1992-03-24 | Siemens Aktiengesellschaft | Trigger circuit with switching hysteresis |
US5347175A (en) * | 1992-05-12 | 1994-09-13 | The United States Of America As Represented By The Secretary Of Commerce | Voltage comparator with reduced settling time |
-
2006
- 2006-01-23 CN CNA2006800032237A patent/CN101107778A/en active Pending
- 2006-01-23 WO PCT/IB2006/050242 patent/WO2006079966A2/en active Application Filing
- 2006-01-23 JP JP2007552777A patent/JP2008529391A/en not_active Withdrawn
- 2006-01-23 EP EP06710725A patent/EP1844548A2/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4587444A (en) * | 1982-07-13 | 1986-05-06 | Fujitsu Limited | Variable-threshold-type differential signal receiver |
US4622475A (en) * | 1984-03-05 | 1986-11-11 | Tektronix, Inc. | Data storage element having input and output ports isolated from regenerative circuit |
US4982119A (en) * | 1988-03-10 | 1991-01-01 | Nec Corporation | Comparator with latch circuit |
US5099142A (en) * | 1989-09-11 | 1992-03-24 | Siemens Aktiengesellschaft | Trigger circuit with switching hysteresis |
US5079443A (en) * | 1989-09-27 | 1992-01-07 | Kabushiki Kaisha Toshiba | Voltage comparator circuit having hysteresis characteristics of narrow range of voltage |
US5347175A (en) * | 1992-05-12 | 1994-09-13 | The United States Of America As Represented By The Secretary Of Commerce | Voltage comparator with reduced settling time |
Also Published As
Publication number | Publication date |
---|---|
EP1844548A2 (en) | 2007-10-17 |
WO2006079966A2 (en) | 2006-08-03 |
CN101107778A (en) | 2008-01-16 |
JP2008529391A (en) | 2008-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006085291A3 (en) | Low frequency tag and system | |
WO2007014341A3 (en) | Patent mapping | |
WO2005070155A3 (en) | Avoiding server storage of client state | |
WO2007022350A3 (en) | Reference buffer with improved drift | |
WO2005017607A3 (en) | Opto-electronic feedback for stabilizing oscillators | |
WO2006127888A3 (en) | Data retention device for power-down applications and method | |
TW200709212A (en) | Memory card and card adaptor | |
WO2007109506A3 (en) | Offset cancellation for sampled-data circuits | |
BR112012001212A8 (en) | DEVICE, METHOD AND STORAGE MEDIA | |
WO2006012426A8 (en) | Locating an implanted object based on external antenna loading | |
WO2006115869A3 (en) | System and method for dynamic impedance tuning to minimize return loss | |
AU2003296849A1 (en) | High performance, high capacitance gain, jack connector for data transmisssion or the like | |
WO2007102106A3 (en) | Supply circuit and device comprising a supply circuit | |
WO2006098916A3 (en) | Network-accessible memory element, network-accessible memory module, network storage system and storage area network accelerator | |
WO2006115718A3 (en) | Associating information with an electronic document | |
TW200609897A (en) | Display unit | |
WO2003107543A3 (en) | Sequential dc offset correction for amplifier chain | |
EP1983512A4 (en) | Biaxially oriented polyester film and magnetic recording tape | |
TW200627863A (en) | Communication system | |
EP2309513A3 (en) | Bias sensing in DRAM sense amplifiers | |
CN103959727B (en) | An apparatus to implement symmetric single-ended termination in differential voltage-mode drivers | |
WO2007047806A3 (en) | Linear low capacitance overvoltage protection circuit | |
WO2008030724A3 (en) | Three port rf interface chip | |
CN102340722A (en) | Digital-analog hybrid microphone | |
WO2009075143A1 (en) | Decoding device, data storage device, data communication system, and decoding method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006710725 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007552777 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200680003223.7 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2006710725 Country of ref document: EP |