WO2006071686A3 - Method and system for reducing soft-writing in a multi-level flash memory - Google Patents
Method and system for reducing soft-writing in a multi-level flash memory Download PDFInfo
- Publication number
- WO2006071686A3 WO2006071686A3 PCT/US2005/046412 US2005046412W WO2006071686A3 WO 2006071686 A3 WO2006071686 A3 WO 2006071686A3 US 2005046412 W US2005046412 W US 2005046412W WO 2006071686 A3 WO2006071686 A3 WO 2006071686A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory cell
- writing
- reducing soft
- flash memory
- voltage
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
- G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
Abstract
A system and method for reducing soft-writing in a multilevel flash memory during read or verify includes a memory cell. A first and second reference cells are coupled to the memory cell and are configured to receive a first and a second voltage. A current comparison circuit is coupled to the first and second reference cells and to the memory cell and is configured to compare current flow through the memory cell with current flow through the first and second reference cells, and to determine whether the memory cell holds a first range of values while the first reference cell receives the first voltage, and if the memory cell does not hold the first range of values, to determine whether the memory cell holds a second range of values while the second reference cell receives the second voltage, thereby reducing soft-writing during the read operation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05855037A EP1839312A2 (en) | 2004-12-29 | 2005-12-20 | Method and system for reducing soft-writing in a multi-level flash memory |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT002538A ITMI20042538A1 (en) | 2004-12-29 | 2004-12-29 | METHOD AND SYSTEM FOR THE REDUCTION OF SOFT-WRITING IN A FLASH MEMORY AT MULTIPLE LEVELS |
ITMI2004A002538 | 2004-12-29 | ||
US11/144,174 US7522455B2 (en) | 2004-12-29 | 2005-06-02 | Method and system for reducing soft-writing in a multi-level flash memory |
US11/144,174 | 2005-06-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006071686A2 WO2006071686A2 (en) | 2006-07-06 |
WO2006071686A3 true WO2006071686A3 (en) | 2007-04-12 |
Family
ID=36615416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/046412 WO2006071686A2 (en) | 2004-12-29 | 2005-12-20 | Method and system for reducing soft-writing in a multi-level flash memory |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP1839312A2 (en) |
WO (1) | WO2006071686A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10468096B2 (en) | 2012-10-15 | 2019-11-05 | Seagate Technology Llc | Accelerated soft read for multi-level cell nonvolatile memories |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050157555A1 (en) * | 2004-01-21 | 2005-07-21 | Tsuyoshi Ono | Nonvolatile semiconductor memory device |
-
2005
- 2005-12-20 WO PCT/US2005/046412 patent/WO2006071686A2/en active Application Filing
- 2005-12-20 EP EP05855037A patent/EP1839312A2/en not_active Withdrawn
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050157555A1 (en) * | 2004-01-21 | 2005-07-21 | Tsuyoshi Ono | Nonvolatile semiconductor memory device |
Also Published As
Publication number | Publication date |
---|---|
WO2006071686A2 (en) | 2006-07-06 |
EP1839312A2 (en) | 2007-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200629293A (en) | Method and system for reducing soft-writing in a multi-level flash memory | |
EP1562200A3 (en) | Nonvolatile semiconductor memory device | |
WO2007134188A3 (en) | Shifting reference values to account for voltage sag | |
EP1755128A3 (en) | Method for reading non-volatile memory cells | |
AU2003302169A8 (en) | Separator with long-term stability for an electrochemical cell | |
WO2007076512A3 (en) | Methods and device for improved program-verify operations in non-volatile memories | |
TW200737211A (en) | An programmable non-volatile memory device of lowing program margin needed for user program operation and method for testing the same | |
WO2008024688A3 (en) | Method, apparatus and system relating to automatic cell threshold voltage measurement | |
TW200721177A (en) | Semiconductor memory device | |
WO2009073162A3 (en) | Sensing memory cells | |
TW200509136A (en) | Detecting over programmed memory | |
EP1560284A4 (en) | Electrolyte film, process for producing the same, and solid polymer type fuel cell | |
TW201115575A (en) | Methods, devices, and systems for dealing with threshold voltage change in memory devices | |
WO2005073977A3 (en) | Variable current sinking for coarse/fine programming of non-volatile memory | |
TW200721459A (en) | Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage | |
EP1847999A3 (en) | Circuit and a method of determining the resistive state of a resistive memory cell | |
EP2903069A8 (en) | Fuel cell system | |
EP1635412A4 (en) | Electrolyte polymer for solid polymer fuel cell, method for producing same, and membrane electrode assembly | |
TW200721175A (en) | Method of writing to non-volatile semiconductor memory device storing information depending on variation in level of threshold voltage | |
TW200723280A (en) | Resistive memory devices including selected reference memory cells and methods of operating the same | |
TW200501160A (en) | Multi-level memory device and methods for programming and reading the same | |
WO2009126205A3 (en) | State machine sensing of memory cells | |
TW200719347A (en) | High performance flash memory device capable of high density data storage | |
TW200709211A (en) | Circuit for inhibition of program disturbance in memory devices | |
AU2003291145A1 (en) | Electrochemical reformer and fuel cell system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200580044989.5 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005855037 Country of ref document: EP |