WO2005122027A3 - Trace dans une direction locale preferee et elaboration d'une topologie - Google Patents

Trace dans une direction locale preferee et elaboration d'une topologie Download PDF

Info

Publication number
WO2005122027A3
WO2005122027A3 PCT/US2005/019359 US2005019359W WO2005122027A3 WO 2005122027 A3 WO2005122027 A3 WO 2005122027A3 US 2005019359 W US2005019359 W US 2005019359W WO 2005122027 A3 WO2005122027 A3 WO 2005122027A3
Authority
WO
WIPO (PCT)
Prior art keywords
local preferred
preferred direction
layout generation
direction routing
regions
Prior art date
Application number
PCT/US2005/019359
Other languages
English (en)
Other versions
WO2005122027A2 (fr
Inventor
Asmus Hetzel
Anish Malhotra
Deepak Cherukuri
Etienne Jacques
Jon Frankle
Original Assignee
Cadence Design Systems Inc
Asmus Hetzel
Anish Malhotra
Deepak Cherukuri
Etienne Jacques
Jon Frankle
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/005,448 external-priority patent/US7340711B2/en
Priority claimed from US11/005,169 external-priority patent/US7412682B2/en
Priority claimed from US11/005,162 external-priority patent/US7707537B2/en
Application filed by Cadence Design Systems Inc, Asmus Hetzel, Anish Malhotra, Deepak Cherukuri, Etienne Jacques, Jon Frankle filed Critical Cadence Design Systems Inc
Priority to EP05755944A priority Critical patent/EP1756741A4/fr
Publication of WO2005122027A2 publication Critical patent/WO2005122027A2/fr
Publication of WO2005122027A3 publication Critical patent/WO2005122027A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

L'invention porte dans certaines de ses versions sur un procédé d'élaboration de tracés lors de la conception d'une topologie. Ledit procédé définit au moins une couche particulière de tracés comportant au moins deux zones présentant différentes directions locales préférées de tracés, qui servent à définir un tracé détaillé dans ladite couche. Dans certaines exécutions, le procédé définit un premier tracé traversant une première et une deuxième zone entre deux couches en utilisant un premier via correspondant à une première pastille située dans la deuxième zone. Le procédé définit également un deuxième tracé traversant la deuxième zone et une troisième zone des deux couches en utilisant un deuxième via correspondant à une deuxième pastille située dans la deuxième zone, la première pastille et la deuxième ayant des formes différentes.
PCT/US2005/019359 2004-06-04 2005-06-04 Trace dans une direction locale preferee et elaboration d'une topologie WO2005122027A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP05755944A EP1756741A4 (fr) 2004-06-04 2005-06-04 Trace dans une direction locale preferee et elaboration d'une topologie

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US57743404P 2004-06-04 2004-06-04
US60/577,434 2004-06-04
US11/005,448 2004-12-06
US11/005,448 US7340711B2 (en) 2004-06-04 2004-12-06 Method and apparatus for local preferred direction routing
US11/005,169 US7412682B2 (en) 2004-06-04 2004-12-06 Local preferred direction routing
US11/005,169 2004-12-06
US11/005,162 2004-12-06
US11/005,162 US7707537B2 (en) 2004-06-04 2004-12-06 Method and apparatus for generating layout regions with local preferred directions

Publications (2)

Publication Number Publication Date
WO2005122027A2 WO2005122027A2 (fr) 2005-12-22
WO2005122027A3 true WO2005122027A3 (fr) 2006-05-04

Family

ID=35503797

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/019359 WO2005122027A2 (fr) 2004-06-04 2005-06-04 Trace dans une direction locale preferee et elaboration d'une topologie

Country Status (2)

Country Link
EP (1) EP1756741A4 (fr)
WO (1) WO2005122027A2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7441220B2 (en) 2000-12-07 2008-10-21 Cadence Design Systems, Inc. Local preferred direction architecture, tools, and apparatus
US7707537B2 (en) 2004-06-04 2010-04-27 Cadence Design Systems, Inc. Method and apparatus for generating layout regions with local preferred directions
US10331840B2 (en) 2016-01-15 2019-06-25 International Business Machines Corporation Resource aware method for optimizing wires for slew, slack, or noise

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4571451A (en) * 1984-06-04 1986-02-18 International Business Machines Corporation Method for routing electrical connections and resulting product
US4910680A (en) * 1987-03-26 1990-03-20 Kabushiki Kaisha Toshiba Wiring method for semiconductor integrated circuit
US5375069A (en) * 1989-12-18 1994-12-20 Hitachi, Ltd. Wiring routes in a plurality of wiring layers
US5673201A (en) * 1992-09-29 1997-09-30 International Business Machines Corporation Sub-problem extraction method for wiring localized congestion areas in VLSI wiring design
US5798936A (en) * 1996-06-21 1998-08-25 Avant| Corporation Congestion-driven placement method and computer-implemented integrated-circuit design tool
US20040098697A1 (en) * 2002-11-18 2004-05-20 Jonathan Frankle Method and apparatus for routing with independent goals on different layers
US20040098696A1 (en) * 2002-11-18 2004-05-20 Steven Teig Method and apparatus for routing

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0290368A (ja) * 1988-09-28 1990-03-29 Fujitsu Ltd Ｓｍｄ部品端子の自動引出し配線データ作成方法
US5258920A (en) * 1989-12-26 1993-11-02 General Electric Company Locally orientation specific routing system
US5224022A (en) * 1990-05-15 1993-06-29 Microelectronics And Computer Technology Corporation Reroute strategy for high density substrates
JP2759573B2 (ja) * 1992-01-23 1998-05-28 株式会社日立製作所 回路基板の配線パターン決定方法
US6516455B1 (en) * 2000-12-06 2003-02-04 Cadence Design Systems, Inc. Partitioning placement method using diagonal cutlines
US7073150B2 (en) * 2000-12-07 2006-07-04 Cadence Design Systems, Inc. Hierarchical routing method and apparatus that use diagonal routes
US6915500B1 (en) * 2001-06-03 2005-07-05 Cadence Design Systems, Inc. Method and arrangement for layout and manufacture of nonmanhattan semiconductor integrated circuit using simulated Euclidean wiring
US7216308B2 (en) * 2002-11-18 2007-05-08 Cadence Design Systems, Inc. Method and apparatus for solving an optimization problem in an integrated circuit layout

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4571451A (en) * 1984-06-04 1986-02-18 International Business Machines Corporation Method for routing electrical connections and resulting product
US4910680A (en) * 1987-03-26 1990-03-20 Kabushiki Kaisha Toshiba Wiring method for semiconductor integrated circuit
US5375069A (en) * 1989-12-18 1994-12-20 Hitachi, Ltd. Wiring routes in a plurality of wiring layers
US5673201A (en) * 1992-09-29 1997-09-30 International Business Machines Corporation Sub-problem extraction method for wiring localized congestion areas in VLSI wiring design
US5798936A (en) * 1996-06-21 1998-08-25 Avant| Corporation Congestion-driven placement method and computer-implemented integrated-circuit design tool
US20040098697A1 (en) * 2002-11-18 2004-05-20 Jonathan Frankle Method and apparatus for routing with independent goals on different layers
US20040098696A1 (en) * 2002-11-18 2004-05-20 Steven Teig Method and apparatus for routing

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
KOH C ET AL: "Manhattan or Non-Manhattan?, A Study of Alternative VLSI Routing Architectures.", GREAT LAKES SYMPOSIUM ON VLSI., 2000, pages 47 - 52, XP002995026 *
See also references of EP1756741A4 *

Also Published As

Publication number Publication date
WO2005122027A2 (fr) 2005-12-22
EP1756741A4 (fr) 2007-09-05
EP1756741A2 (fr) 2007-02-28

Similar Documents

Publication Publication Date Title
TW200634961A (en) Bond pad structure amd method for forming the same
EP1710804A3 (fr) Structure de disposition de ligne, dispositif de mémoire à semi-conducteurs et procédé de disposition
TW200802690A (en) Three dimensional integrated circuit and method of making the same
TW200512799A (en) Method for programming a routing layout design through one via layer
IL197449A0 (en) Packaging for active substance-containing films and method for producing them
WO2005122028A3 (fr) Architecture a direction locale preferee, et outils et appareils associes
WO2007002786A3 (fr) Materiel d'exercice a poignees convergentes
DE60209930D1 (de) Bodenbelag
ATE528128T1 (de) Sandwichelement
WO2010065334A3 (fr) Dispositifs à semi-conducteurs avec régions de décalage de courant et procédés associés
SG170083A1 (en) Method of fabricating semiconductor die with through-hole via on saw streets and through-hole via in active area of die
TWI266396B (en) Semiconductor device
TW200737380A (en) Multilayer interconnection substrate, semiconductor device, and solder resist
ATE478426T1 (de) Verdrahtungskomponente
TWI257122B (en) Semiconductor device and method for forming conductive path
WO2007053376A3 (fr) Procede et appareil de conception et utilisation de micro-cibles en metrologie de superposition
WO2008042566A3 (fr) Dispositif à semi-conducteur doté de circuits présentant une densité de motifs sensiblement uniforme
WO2008063337A3 (fr) Dispositifs à semi-conducteur sur diamant et procédés associés
WO2006039907A3 (fr) Circuit electrique pourvu d'une nanostructure et procede pour former une connexion avec une nanostructure
TW200636522A (en) Method for determining antenna ratio
WO2005122027A3 (fr) Trace dans une direction locale preferee et elaboration d'une topologie
WO2004090979A3 (fr) Repere de mesure de superposition
DE602004019322D1 (de) Halbleiterbauelement mit einer Quantentopfstruktur mit doppelten Barriereschichten, Halbleiterlasergerät basierend auf dem Halbleiterbauelement und Herstellungsverfahren für das Halbleiterbauelement und das Halbleiterlasergerät.
TW200507224A (en) Selective reference plane bridge(s) on folded package
WO2004100224A3 (fr) Photodetecteur de pin

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2005755944

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWP Wipo information: published in national office

Ref document number: 2005755944

Country of ref document: EP