WO2004088727A3 - Multi-chip ball grid array package and method of manufacture - Google Patents

Multi-chip ball grid array package and method of manufacture Download PDF

Info

Publication number
WO2004088727A3
WO2004088727A3 PCT/IB2004/001734 IB2004001734W WO2004088727A3 WO 2004088727 A3 WO2004088727 A3 WO 2004088727A3 IB 2004001734 W IB2004001734 W IB 2004001734W WO 2004088727 A3 WO2004088727 A3 WO 2004088727A3
Authority
WO
WIPO (PCT)
Prior art keywords
opening
base
substrate
manufacture
grid array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2004/001734
Other languages
French (fr)
Other versions
WO2004088727A2 (en
WO2004088727B1 (en
WO2004088727A8 (en
Inventor
Fung Leng Chen
Seong Kwang Brandon Kim
Wee Lim Cha
Yi-Sheng Anthony Sun
Wolfgang Hetzel
Jochen Thomas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
United Test and Assembly Center Ltd
Original Assignee
Infineon Technologies AG
United Test and Assembly Center Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG, United Test and Assembly Center Ltd filed Critical Infineon Technologies AG
Priority to US10/552,046 priority Critical patent/US7851899B2/en
Priority to DE112004000572T priority patent/DE112004000572B4/en
Publication of WO2004088727A2 publication Critical patent/WO2004088727A2/en
Publication of WO2004088727A3 publication Critical patent/WO2004088727A3/en
Publication of WO2004088727A8 publication Critical patent/WO2004088727A8/en
Publication of WO2004088727B1 publication Critical patent/WO2004088727B1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H10W70/68—
    • H10W74/114—
    • H10W90/00—
    • H10W90/701—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H10W72/073—
    • H10W72/075—
    • H10W72/5522—
    • H10W72/5524—
    • H10W72/865—
    • H10W72/884—
    • H10W72/9445—
    • H10W74/00—
    • H10W90/732—
    • H10W90/734—
    • H10W90/754—

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Die Bonding (AREA)
  • Wire Bonding (AREA)

Abstract

A BGA package (500) is disclosed including a base IC structure (300) having a base substrate (302), with an opening (301c) running lengthwise therethrough. A first semiconductor chip (315) is mounted face-down on the base substrate (301) so that the bond pads (317) thereof are accessible through the opening (301c). The package (500) also includes a secondary IC structure (400) including a secondary substrate (401), having an opening (401c) running there through, and a second semiconductor chip (415). The second chip (415) is mounted face-down on the secondary substrate (401) so that the bond pads (417) thereof are accessible through the opening (401c) in the secondary substrate (401). An encapsulant (425) fills the opening (401c) in the secondary substrate (401) and forms a substantially planar surface (425a) over the underside of the secondary substrate (401). The substantially planar surface (425a) is mounted to the first chip (315) of the base IC structure (300) through an adhesive (504). Wires (521) connect a conductive portion (406) of the secondary IC structure (400) to a conductive portion (303) of the base IC structure (300).
PCT/IB2004/001734 2003-04-02 2004-04-02 Multi-chip ball grid array package and method of manufacture Ceased WO2004088727A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/552,046 US7851899B2 (en) 2004-04-02 2004-04-02 Multi-chip ball grid array package and method of manufacture
DE112004000572T DE112004000572B4 (en) 2003-04-02 2004-04-02 Multi-chip ball grid array housing and manufacturing process

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45935303P 2003-04-02 2003-04-02
US60/459,353 2003-04-02

Publications (4)

Publication Number Publication Date
WO2004088727A2 WO2004088727A2 (en) 2004-10-14
WO2004088727A3 true WO2004088727A3 (en) 2004-11-11
WO2004088727A8 WO2004088727A8 (en) 2004-12-29
WO2004088727B1 WO2004088727B1 (en) 2005-03-10

Family

ID=33131882

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2004/001734 Ceased WO2004088727A2 (en) 2003-04-02 2004-04-02 Multi-chip ball grid array package and method of manufacture

Country Status (3)

Country Link
DE (1) DE112004000572B4 (en)
TW (1) TWI338927B (en)
WO (1) WO2004088727A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200536089A (en) * 2004-03-03 2005-11-01 United Test & Assembly Ct Ltd Multiple stacked die window csp package and method of manufacture
SG130055A1 (en) * 2005-08-19 2007-03-20 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
SG130066A1 (en) 2005-08-26 2007-03-20 Micron Technology Inc Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010012526A1 (en) * 1997-07-09 2001-08-09 Tandy Patrick W. Package stack via bottom leaded plastic (BLP) packaging
US6424033B1 (en) * 1999-08-31 2002-07-23 Micron Technology, Inc. Chip package with grease heat sink and method of making
US20020127771A1 (en) * 2001-03-12 2002-09-12 Salman Akram Multiple die package
US20020189852A1 (en) * 1998-09-22 2002-12-19 Kabushiki Kaisha Toshiba Fabricating method of semiconductor devices, fabricating method of printed wired boards, and printed wired board

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10259221B4 (en) * 2002-12-17 2007-01-25 Infineon Technologies Ag Electronic component comprising a stack of semiconductor chips and method of making the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010012526A1 (en) * 1997-07-09 2001-08-09 Tandy Patrick W. Package stack via bottom leaded plastic (BLP) packaging
US20020189852A1 (en) * 1998-09-22 2002-12-19 Kabushiki Kaisha Toshiba Fabricating method of semiconductor devices, fabricating method of printed wired boards, and printed wired board
US6424033B1 (en) * 1999-08-31 2002-07-23 Micron Technology, Inc. Chip package with grease heat sink and method of making
US20020127771A1 (en) * 2001-03-12 2002-09-12 Salman Akram Multiple die package

Also Published As

Publication number Publication date
TW200504894A (en) 2005-02-01
DE112004000572B4 (en) 2008-05-29
WO2004088727A2 (en) 2004-10-14
TWI338927B (en) 2011-03-11
WO2004088727B1 (en) 2005-03-10
DE112004000572T5 (en) 2006-03-23
WO2004088727A8 (en) 2004-12-29

Similar Documents

Publication Publication Date Title
TW200705619A (en) Semiconductor assembly including chip scale package and second substrate and having exposed substrate surfaces on upper and lower sides
US7315078B2 (en) Chip-stacked semiconductor package and method for fabricating the same
TW200707669A (en) Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
EP1401020A4 (en) SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
TWI393228B (en) Flip chip and wire bond semiconductor
US6855575B2 (en) Semiconductor chip package having a semiconductor chip with center and edge bonding pads and manufacturing method thereof
US20030214049A1 (en) Heat dissipating flip-chip ball grid array
EP1361611A3 (en) Ball grid array package with stepped stiffener layer
TWI268581B (en) Stack type flip-chip package including a substrate board, a first chip, a second chip, multiple conductive wire, an underfill, and a packaging material
EP1333490A3 (en) Ball grid array package with patterned stiffener layer
TWI319223B (en) Die down ball grid array packages and method for making same
WO2009140244A3 (en) Packaged electronic devices with face-up die having through substrate via connection to leads and die pad
TW200711072A (en) Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides
EP1351293A3 (en) Die-up ball grid array package with two substrates and method for making the same
TW200520120A (en) Semiconductor device package and method for manufacturing same
EP0880175A3 (en) Thin power tape ball grid array package
TW200802784A (en) Controlling flip-chip techniques for concurrent ball bonds in semiconductor devices
WO2005060450A3 (en) Land grid array packaged device and method of forming same
GB2438788A (en) Structure and method for fabricating flip chip devices
WO2006035321A3 (en) Structurally-enhanced integrated circuit package and method of manufacture
TW200504963A (en) Multi-chip semiconductor package and manufacturing method thereof
JP2003264260A5 (en)
WO2004088727A3 (en) Multi-chip ball grid array package and method of manufacture
TW200504960A (en) Method for fabricating flip chip ball grid array package
TW200601534A (en) Leadframe for multi-chip package and method for manufacturing the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
CFP Corrected version of a pamphlet front page

Free format text: UNDER (57) PUBLISHED ABSTRACT REPLACED BY CORRECT ABSTRACT

B Later publication of amended claims

Effective date: 20041203

RET De translation (de og part 6b)

Ref document number: 112004000572

Country of ref document: DE

Date of ref document: 20060323

Kind code of ref document: P

WWE Wipo information: entry into national phase

Ref document number: 112004000572

Country of ref document: DE

122 Ep: pct application non-entry in european phase
REG Reference to national code

Ref country code: DE

Ref legal event code: 8607

WWE Wipo information: entry into national phase

Ref document number: 2007158815

Country of ref document: US

Ref document number: 10552046

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10552046

Country of ref document: US