WO2004075404A1 - Integrated digital circuit comprising a non-volatile storage element - Google Patents

Integrated digital circuit comprising a non-volatile storage element Download PDF

Info

Publication number
WO2004075404A1
WO2004075404A1 PCT/IB2004/000514 IB2004000514W WO2004075404A1 WO 2004075404 A1 WO2004075404 A1 WO 2004075404A1 IB 2004000514 W IB2004000514 W IB 2004000514W WO 2004075404 A1 WO2004075404 A1 WO 2004075404A1
Authority
WO
WIPO (PCT)
Prior art keywords
storage component
volatile storage
logic
digital circuit
circuit portion
Prior art date
Application number
PCT/IB2004/000514
Other languages
French (fr)
Inventor
Dirk Uffmann
Michael Dr. Buchmann
Original Assignee
Nokia Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Corporation filed Critical Nokia Corporation
Priority to EP04712121A priority Critical patent/EP1599940A1/en
Publication of WO2004075404A1 publication Critical patent/WO2004075404A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells

Definitions

  • the invention relates to the field of digital design in microelectronics . More specif ically, the invention relates to an integrated digital circuit comprising a logic circuit portion which takes one of at least two dif ferent logic states in accordance with provided control signals . The invention relates equally to a device comprising such an integrated digital circuit and to a method of operating such a digital circuit .
  • Integrated digital circuits comprising logic circuit portions which are able to take one of at least two different logic states are well known from the state of the art, e.g. in form of conventional static complementary metal-oxide semiconductor (SCMOS) circuits.
  • SCMOS static complementary metal-oxide semiconductor
  • the status of such a logic circuit portion can be represented for example by flip-flops and latches realized by means of CMOS transistors.
  • figure 1 shows a conventional CMOS latch, which is part of a digital circuit and which is able to take one of two different logic states.
  • the CMOS latch of figure 1 comprises two p-channel enhancement MOSFETs (metal-oxide semiconductor field- effect transistors) T n , T ⁇ 3 and two n-channel enhancement MOSFETs T ⁇ 2, T 14 .
  • the source of the first p-channel MOSFET Tn is connected to a power supply Vdd.
  • the drain of the first p-channel MOSFET Tn is connected to the drain of the first n-channel MOSFET T 12 •
  • the source of the first n- channel MOSFET T 12 is connected to ground Gnd.
  • the second p-channel MOSFET T i3 and the second n-channel MOSFET T 14 are arranged in exactly the same way between the power supply Vdd and ground Gnd.
  • the gate of the first p- channel MOSFET Tn and the gate of the first n-channel MOSFET T 1 2 are connected on the one hand to a clocked input "in” and on the other hand to the connection between the second p-channel MOSFET T i3 and the second n- channel MOSFET T i4 .
  • the clocking is represented in figure 1 by a switch elk.
  • the connection between the first p- channel MOSFET Tn and the first n-channel MOSFET T X2 is connected on the one hand to an output "out" of the CMOS latch and on the other hand to the gate of the second p- channel MOSFET T X3 and the gate of the second n-channel MOSFET T i4 .
  • the first p-channel MOSFET Tn When a low input voltage is provided to the input "in” of the CMOS latch, the first p-channel MOSFET Tn is conducting while the first n-channel MOSFET T X2 is blocking . As a result, the output voltage at the output "out” is high, which high output voltage represents a first status of the logic circuit portion.
  • the first n-channel MOSFET T i2 When a high input voltage is provided to the input "in” of the CMOS latch, the first n-channel MOSFET T i2 is conductive and the first p-channel MOSFET Tn is blocking. As a result, the output voltage at the output "out” is low, which low output voltage represents a second status of the logic circuit portion.
  • the input signal is clocked in order to enable a synchronous operation of the digital circuit.
  • the second p-channel MOSFET T i3 and the second n- channel MOSFET T X4 keep up the current status of the CMOS latch, until a new input voltage is provided. All digital circuit technologies which are known today are volatile, which means that the states of the circuit are lost when the power supply is switched off completely.
  • the power is switched off completely.
  • the circuit has to go through an initialization phase, a so called boot procedure, after the power has been switched on, in order to reach a state in the running mode from which the circuit can start to work.
  • This boot procedure requires time and power.
  • the stand-by mode In the stand-by mode, the power is not switched off completely, possibly not even for inactive parts.
  • the stand-by mode is provided in order to preserve the latest states of the digital circuit, when a device comprising the circuit is not used actively for some time.
  • FLASH memories can be used to store the states of the entire digital circuit before shutting the power down completely. This operation is also called "suspend to FLASH".
  • the status information is reloaded from the memory into the digital circuit, e.g. into comprised flip-flops and latches. Thereafter, the digital circuit is ready for operation with the same states as before the off mode.
  • significant time and power is needed.
  • the optimal tradeoff between power saving by power down time and power consumption by programming and loading the FLASH memory is difficult to find.
  • An integrated digital circuit which comprises a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals.
  • the proposed integrated digital circuit comprises a non-volatile storage component.
  • the non-volatile storage component takes one of at least two different logic states based on a nondestructive programming, and it keeps a programmed logic state for a basically unlimited time and independently of a power supply until a new programming occurs.
  • the non- volatile storage component is programmed by and in accordance with each change of the logic state of the logic circuit portion.
  • the non-volatile storage component can be a separate component of the integrated digital circuit which is connected to the logic circuit portion, while the logic circuit portion only takes one of at least two different logic states as long as power is provided to the logic circuit portion. Equally, however, the non-volatile storage component can be combined with the logic circuit portion to form a new type of logic circuit portion which has at the same time the qualities of a logic circuit portion and of a non-volatile storage component .
  • a device which includes the proposed integrated digital circuit.
  • the invention proceeds from the idea that in an integrated digital circuit a non-volatile storage component can be added to a logic circuit portion for storing the status of the logic circuit portion with every change of this status.
  • well-known concepts of conventional logic circuits can be combined with new materials, which are currently employed only for non-volatile memories.
  • SSCMOS super static
  • Digital circuits using this invention will be static non-volatile, i.e. they will power up in the same state as in which it was switched off. This behavior is independent of the point of time at which the power is switched off. Thereby, new possibilities of realizing power saving modes and power fail save techniques are enabled.
  • the power can be switched off completely during a power down mode without loosing information.
  • no leakage currents will flow. This will reduce the power consumption especially in deep sub micron technologies.
  • the current status is always stored in the nonvolatile storage component.
  • the logic circuit portion of the digital circuit according to the invention can be for instance a transistor based static CMOS circuit (SCMOS) , which realizes e.g. at least one flip-flop and/or at least one latch.
  • SCMOS transistor based static CMOS circuit
  • the non-volatile storage component of the digital circuit according to the invention can be any kind of non- volatile storage element which allows a non-destructive reprogramming .
  • the non-destructive programming of the non-volatile storage component can be based for example on changes in at least one of the following physical attributes of a material employed for the non-volatile storage component: the dielectric constant, the magnetic permeability, the crystal structure and the amorphous structure .
  • the non-volatile storage component can thus be for example a capacitor with a ferro-electric dielectricum or a magneto static element.
  • ferro-electric and magneto static materials are well known, they have been considered so far exclusively for employment in the memory area, not for storage of a status of a digital circuit as in the presented invention.
  • the materials are currently in use for special memory devices, as presented for instance on the web-site "http://www.ramtron.com/” and in “Motorola Sets Major Milestone with 1 Mbit MRAM Universal Memory Chip with Copper Interconnects", Press release June 10th 2002, respectively.
  • non-volatile storage element may come from current memory development, it can be small enough to be implemented into standard cell designs. Thus, no large area additions have to be made. Moreover, any control logic and memory which are normally needed for power-down enter and exit procedures can be avoided.
  • the integrated digital circuit according to the invention may comprise many logic circuit portions which are able to assume one of at least two different states.
  • a dedicated nonvolatile storage element is provided for each logic circuit portion of the digital circuit of which the status might be required after an off mode in which the power was switched off.
  • the invention can be employed for any integrated digital circuit that requires a power down mode.
  • boot procedures of mobile devices can be shortened, thus accelerating their start up and saving power.
  • micro processors can be frozen completely in every state. As a result, it will be possible, for example, to exchange the battery of a laptop computer without rebooting the operating system.
  • Fig. 1 presents a part of a known integrated digital- circuit
  • Fig. 2 presents a first embodiment of a part of an integrated digital circuit according to the invention
  • Fig. 3 presents a more specific realization of the embodiment of figure 2
  • Fig. 4 presents a second embodiment of a part of an integrated digital circuit according to the invention.
  • Figure 2 is a block diagram which illustrates a part of a first embodiment of the integrated digital circuit according to the invention in a general manner.
  • the circuit of figure 2 comprises an input buffer 21.
  • the input of the input buffer 21 constitutes at the same time the input of the presented circuit .
  • the output of the input buffer 21 is connected to the input of a nonvolatile storage element 22, which can be programmed in a non-destructive manner.
  • the output of the non-volatile storage element 22 is connected to an input of an output buffer 23.
  • the output of the output buffer 23 constitutes at the same time the output of the presented circuit.
  • the input buffer 21 and the output buffer 23 form a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals.
  • the input buffer 21 buffers a state represented by the input signal ' B' as long as power is supplied to the input buffer 21 and as long as no other input signal 'B' is applied.
  • the buffered state is programmed automatically and immediately into the non-volatile storage element 22, which provides a corresponding signal to the output buffer 23.
  • the output buffer 23 buffers the state corresponding to the signal from the non-volatile storage element 22 as long as power is supplied to the output buffer 21 and as long as no other signal is received.
  • the output buffer 21 provides a signal corresponding to the buffered state as output signal ' out ' .
  • the non-volatile storage element 22 stores the programmed state independently of power supply.
  • the output buffer 23 will therefore receive from the non-volatile storage element 22 immediately a signal corresponding to the previously buffered state again. As a result, the output buffer 23 is immediately able to provide the output signal 'out' again which was output before the power was switched off .
  • Figure 3 illustrates by way of example a modified CMOS latch as one of several possibilities of realizing the circuit of figure 2.
  • the modified CMOS latch proceeds from the CMOS latch of figure 1.
  • the CMOS latch of figure 3 comprises an p-channel enhancement MOSFET T 3i and a n-channel enhancement MOSFET T 32 .
  • the source of the p-channel MOSFET T 3i is connected to a power supply Vdd.
  • the drain of the p-channel MOSFET T 3i is connected to the drain of the n-channel MOSFET T 32 .
  • the source of the n-channel MOSFET T 32 is connected to ground Gnd .
  • the gate of the p-channel MOSFET T 3i and the gate of the n-channel MOSFET T 32 are connected to a clocked input "in” .
  • the clocking is represented by a switch elk arranged between the input "in” and the gates.
  • the connection between the p-channel MOSFET T 3i and the n- channel MOSFET T 32 is connected to an output "out" of the CMOS latch.
  • MOSFETs T 3 ⁇ and T 32 constitute in this embodiment the logic circuit portion of the integrated digital circuit according to the invention.
  • CMOS transistors In contrast to the circuit of figure 1, there is no second pair of CMOS transistors provided. Instead, a nonvolatile storage element C is arranged between the connection between the p-channel MOSFET T 3i and the n- channel MOSFET T 32 on the one hand and ground Gnd on the other hand.
  • the non-volatile storage element C is a capacitor with a ferro electric dielectricum or a magneto static element .
  • the basic function of the circuit of figure 3 is the same as the basic function of the circuit of figure 1. That is, when a low input voltage is provided to the input "in” of the CMOS latch, the p-channel MOSFET T 3i is conductive while the n-channel MOSFET T 32 is blocking. As a result, the output voltage at the output "out” is high. When a high input voltage is provided to the input "in” of the CMOS latch, the n-chanhel MOSFET T 32 is conductive while the p-channel MOSFET T 3X is blocking. As a result, the output voltage at the output "out” is low.
  • the respective status of the transistor arrangement is stored immediately in the non-volatile storage element C, since this storage element C is connected to the output "out" of the CMOS latch.
  • the output voltage is used more specifically for programming the non-volatile storage element C, the programming of a non-volatile storage element by applying a voltage per se being well known.
  • the programming of a ferro-electric material is described for instance in the above cited web-site "http: //www.ramtron. com/" .
  • the non-volatile storage element C will store the current logic status for an unlimited time and independently of power supply Vdd, as long as no reprogramming occurs. Thus, the digital circuit can be stopped and even be powered down after each clock cycle without loosing information. When the digital circuit is powered up again, the status of the CMOS latch is immediately available at the output "out", since the status is made available by the non-volatile storage element C.
  • Figure 4 illustrates another modified CMOS latch as part of a second embodiment of an integrated digital circuit according to the invention.
  • the circuit of figure 4 comprises a pair of CMOS transistors T 4 ⁇ , T 42 , which is arranged between a voltage supply Vdd and ground Gnd and which is connected to a clocked input "in” and to an output "out".
  • the clocking is represented again by a switch elk arranged between the input "in” and the gates of the transistors T 4i , T 2 .
  • the basic functions of the pair of CMOS transistors T 4i , T 42 for providing a high and a low output voltage at output "out” is the same as in the embodiment presented in figure 2.
  • MOSFETs T 4i and T 42 thus constitute in this embodiment the logic circuit portion of the integrated digital circuit according to the invention.
  • a non-volatile storage component is integrated directly into the transistors T 4i , T .
  • the transistors T 4X , T 42 themselves thus store directly the respective status of the CMOS latch in a non-volatile manner.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention relates to an integrated digital circuit comprising a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals. In order to minimize the power consumption and to enable a fast start up of the circuit resuming the previous states, it is proposed that it further comprises a ferroelectric element as a non-volatile storage component. The non-volatile storage component takes one of at least two different logic states based on a non-destructive programming, and keeps a programmed logic state for a basically unlimited time and independently of a power supply until a new programming occurs, and is programmed by each change of the logic state of the logic circuit portion. The invention relates equally to a device comprising such a digital circuit and to a method of operating such a digital circuit.

Description

INTEGRATED DIGITAL CIRCUIT COMPRISING A NON-VOLATILE STORAGE ELEMENT
FIELD OF THE INVENTION
The invention relates to the field of digital design in microelectronics . More specif ically, the invention relates to an integrated digital circuit comprising a logic circuit portion which takes one of at least two dif ferent logic states in accordance with provided control signals . The invention relates equally to a device comprising such an integrated digital circuit and to a method of operating such a digital circuit .
BACKGROUND OF THE INVENTION
Integrated digital circuits comprising logic circuit portions which are able to take one of at least two different logic states are well known from the state of the art, e.g. in form of conventional static complementary metal-oxide semiconductor (SCMOS) circuits. The status of such a logic circuit portion can be represented for example by flip-flops and latches realized by means of CMOS transistors.
For illustration, figure 1 shows a conventional CMOS latch, which is part of a digital circuit and which is able to take one of two different logic states.
The CMOS latch of figure 1 comprises two p-channel enhancement MOSFETs (metal-oxide semiconductor field- effect transistors) Tn, Tχ3 and two n-channel enhancement MOSFETs Tχ2, T14. The source of the first p-channel MOSFET Tn is connected to a power supply Vdd. The drain of the first p-channel MOSFET Tn is connected to the drain of the first n-channel MOSFET T12 • The source of the first n- channel MOSFET T12 is connected to ground Gnd. The second p-channel MOSFET Ti3 and the second n-channel MOSFET T14 are arranged in exactly the same way between the power supply Vdd and ground Gnd. The gate of the first p- channel MOSFET Tn and the gate of the first n-channel MOSFET T12 are connected on the one hand to a clocked input "in" and on the other hand to the connection between the second p-channel MOSFET Ti3 and the second n- channel MOSFET Ti4. The clocking is represented in figure 1 by a switch elk. The connection between the first p- channel MOSFET Tn and the first n-channel MOSFET TX2 is connected on the one hand to an output "out" of the CMOS latch and on the other hand to the gate of the second p- channel MOSFET TX3 and the gate of the second n-channel MOSFET Ti4.
When a low input voltage is provided to the input "in" of the CMOS latch, the first p-channel MOSFET Tn is conducting while the first n-channel MOSFET TX2 is blocking . As a result, the output voltage at the output "out" is high, which high output voltage represents a first status of the logic circuit portion. When a high input voltage is provided to the input "in" of the CMOS latch, the first n-channel MOSFET Ti2 is conductive and the first p-channel MOSFET Tn is blocking. As a result, the output voltage at the output "out" is low, which low output voltage represents a second status of the logic circuit portion. The input signal is clocked in order to enable a synchronous operation of the digital circuit. As long as power is supplied by power source Vdd to the CMOS latch, the second p-channel MOSFET Ti3 and the second n- channel MOSFET TX4 keep up the current status of the CMOS latch, until a new input voltage is provided. All digital circuit technologies which are known today are volatile, which means that the states of the circuit are lost when the power supply is switched off completely.
In classical applications, three operation modes are therefore provided for digital circuits, namely running, stand-by and off.
In the off mode, the power is switched off completely. When proceeding from the off mode, the circuit has to go through an initialization phase, a so called boot procedure, after the power has been switched on, in order to reach a state in the running mode from which the circuit can start to work. This boot procedure requires time and power.
In the stand-by mode, the power is not switched off completely, possibly not even for inactive parts. The stand-by mode is provided in order to preserve the latest states of the digital circuit, when a device comprising the circuit is not used actively for some time.
It is a disadvantage of the stand-by mode that the transition from the running mode to the stand-by mode and back is a complex task, which equally requires time and power. It is moreover a disadvantage of the stand-by mode that a DC leakage current will flow, even if no clock is supplied. These leakage currents grow larger with each process technology generation because of the threshold voltage scaling. Leakage currents made up about 1% of the total power 10 years ago, when gates of 2μm length were employed. The amount of the leakage current depends exponentially on the threshold voltage and increases with a factor of about five with each generation, as mentioned by Shekhar Borkar (Intel) in: "Design Challenges of Technology Scaling" IEEE 1999. Today, leakage reduction techniques are already needed.
Various concepts have been proposed to overcome the problems of the leakage current in the stand-by modes. All suffer from power requirement during the stand-by mode as well as from complicated enter and exit stand-by procedures.
In the area of storage, the problem is solved by making use in addition of non-volatile storage technologies, like FLASH memories. FLASH memories can be used to store the states of the entire digital circuit before shutting the power down completely. This operation is also called "suspend to FLASH". To exit the power-down mode, the status information is reloaded from the memory into the digital circuit, e.g. into comprised flip-flops and latches. Thereafter, the digital circuit is ready for operation with the same states as before the off mode. However, also for this saving of states for an off mode significant time and power is needed. The optimal tradeoff between power saving by power down time and power consumption by programming and loading the FLASH memory is difficult to find.
Moreover, none of the known approaches solves the problem of a sudden power failure. That is, in case of a sudden power failure, the current states of the digital circuit are lost . SUMMARY OF THE INVENTION
It is an object of the invention to reduce the power consumption of an integrated digital circuit.
It is further an object of the invention to accelerate the transition of an integrated digital circuit into a running mode resuming the previous states of the digital circuit .
It is further an object of the invention to avoid the loss of the current states of an integrated digital circuit in case of a sudden power failure.
An integrated digital circuit is proposed which comprises a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals. In addition, the proposed integrated digital circuit comprises a non-volatile storage component. The non-volatile storage component takes one of at least two different logic states based on a nondestructive programming, and it keeps a programmed logic state for a basically unlimited time and independently of a power supply until a new programming occurs. The non- volatile storage component is programmed by and in accordance with each change of the logic state of the logic circuit portion.
It is to be noted that the non-volatile storage component can be a separate component of the integrated digital circuit which is connected to the logic circuit portion, while the logic circuit portion only takes one of at least two different logic states as long as power is provided to the logic circuit portion. Equally, however, the non-volatile storage component can be combined with the logic circuit portion to form a new type of logic circuit portion which has at the same time the qualities of a logic circuit portion and of a non-volatile storage component .
In addition, a device is proposed which includes the proposed integrated digital circuit.
Finally, a method of operating such an integrated digital circuit is proposed.
The invention proceeds from the idea that in an integrated digital circuit a non-volatile storage component can be added to a logic circuit portion for storing the status of the logic circuit portion with every change of this status. To this end, well-known concepts of conventional logic circuits can be combined with new materials, which are currently employed only for non-volatile memories. With the proposed combination, a completely new digital circuit technology is created which overcomes major problems that exist in all other circuit technologies available today by being super static (SSCMOS) . Digital circuits using this invention will be static non-volatile, i.e. they will power up in the same state as in which it was switched off. This behavior is independent of the point of time at which the power is switched off. Thereby, new possibilities of realizing power saving modes and power fail save techniques are enabled.
It is an advantage of the invention that when the digital circuit is to be switched off, the power can be shut down without sacrificing time and energy for storing status information into separate non-volatile memories. When the power is switched on again, the digital circuit is ready for operation immediately, i.e. without a time consuming boot procedure . A user thus does not have to wait for the digital circuit to start up each time the power is switched on anew.
At the same time, the power can be switched off completely during a power down mode without loosing information. As a result, no leakage currents will flow. This will reduce the power consumption especially in deep sub micron technologies. Even in case of a sudden power failure, the current status is always stored in the nonvolatile storage component.
Preferred embodiments of the invention become apparent from the dependent claims.
The logic circuit portion of the digital circuit according to the invention can be for instance a transistor based static CMOS circuit (SCMOS) , which realizes e.g. at least one flip-flop and/or at least one latch.
The non-volatile storage component of the digital circuit according to the invention can be any kind of non- volatile storage element which allows a non-destructive reprogramming . The non-destructive programming of the non-volatile storage component can be based for example on changes in at least one of the following physical attributes of a material employed for the non-volatile storage component: the dielectric constant, the magnetic permeability, the crystal structure and the amorphous structure . The non-volatile storage component can thus be for example a capacitor with a ferro-electric dielectricum or a magneto static element.
While ferro-electric and magneto static materials are well known, they have been considered so far exclusively for employment in the memory area, not for storage of a status of a digital circuit as in the presented invention. The materials are currently in use for special memory devices, as presented for instance on the web-site "http://www.ramtron.com/" and in "Motorola Sets Major Milestone with 1 Mbit MRAM Universal Memory Chip with Copper Interconnects", Press release June 10th 2002, respectively.
Since the non-volatile storage element may come from current memory development, it can be small enough to be implemented into standard cell designs. Thus, no large area additions have to be made. Moreover, any control logic and memory which are normally needed for power-down enter and exit procedures can be avoided.
It is understood that the integrated digital circuit according to the invention may comprise many logic circuit portions which are able to assume one of at least two different states. Preferably, a dedicated nonvolatile storage element is provided for each logic circuit portion of the digital circuit of which the status might be required after an off mode in which the power was switched off.
The invention can be employed for any integrated digital circuit that requires a power down mode. With the invention, for example, boot procedures of mobile devices can be shortened, thus accelerating their start up and saving power. In particular, micro processors can be frozen completely in every state. As a result, it will be possible, for example, to exchange the battery of a laptop computer without rebooting the operating system.
The implementation of the invention in a chip design does not require a new design style or flow. Rather, actual design flows for digital designs can be used by simply adding another library with the proposed combination of a logic circuit portion and a non-volatile storage . component . For the physical implementation, a manufacturing process is required which integrates the non-volatile storage materials and the logic circuit portion.
Other objects and features of the present invention will become apparent from the following detailed description considered in conjunction with the accompanying drawings. It is to be understood, however, that the drawings are designed solely for purposes of illustration and not as a definition of the limits of the invention, for which reference should be made to the appended claims. It should be further understood that the drawings are not necessarily drawn to scale and that, unless otherwise indicated, they are merely intended to conceptually illustrate the structures and procedures described herein.
BRIEF DESCRIPTION OF THE FIGURES
Fig. 1 presents a part of a known integrated digital- circuit;
Fig. 2 presents a first embodiment of a part of an integrated digital circuit according to the invention; Fig. 3 presents a more specific realization of the embodiment of figure 2; and Fig. 4 presents a second embodiment of a part of an integrated digital circuit according to the invention.
DETAILED DESCRIPTION OF THE INVENTION
Figure 1 has already been described above.
Figure 2 is a block diagram which illustrates a part of a first embodiment of the integrated digital circuit according to the invention in a general manner.
The circuit of figure 2 comprises an input buffer 21. The input of the input buffer 21 constitutes at the same time the input of the presented circuit . The output of the input buffer 21 is connected to the input of a nonvolatile storage element 22, which can be programmed in a non-destructive manner. The output of the non-volatile storage element 22 is connected to an input of an output buffer 23. The output of the output buffer 23 constitutes at the same time the output of the presented circuit. The input buffer 21 and the output buffer 23 form a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals.
When an input signal ' B' is applied to the circuit of figure 2, the input buffer 21 buffers a state represented by the input signal ' B' as long as power is supplied to the input buffer 21 and as long as no other input signal 'B' is applied. The buffered state is programmed automatically and immediately into the non-volatile storage element 22, which provides a corresponding signal to the output buffer 23. Also the output buffer 23 buffers the state corresponding to the signal from the non-volatile storage element 22 as long as power is supplied to the output buffer 21 and as long as no other signal is received. The output buffer 21 provides a signal corresponding to the buffered state as output signal ' out ' .
When the power supply to the circuit is switched off, the buffered states of the buffers 21, 23 are lost. But the non-volatile storage element 22 stores the programmed state independently of power supply. When the power supply is switched on again, the output buffer 23 will therefore receive from the non-volatile storage element 22 immediately a signal corresponding to the previously buffered state again. As a result, the output buffer 23 is immediately able to provide the output signal 'out' again which was output before the power was switched off .
Figure 3 illustrates by way of example a modified CMOS latch as one of several possibilities of realizing the circuit of figure 2. The modified CMOS latch proceeds from the CMOS latch of figure 1.
The CMOS latch of figure 3 comprises an p-channel enhancement MOSFET T3i and a n-channel enhancement MOSFET T32. The source of the p-channel MOSFET T3i is connected to a power supply Vdd. The drain of the p-channel MOSFET T3i is connected to the drain of the n-channel MOSFET T32. The source of the n-channel MOSFET T32 is connected to ground Gnd .
The gate of the p-channel MOSFET T3i and the gate of the n-channel MOSFET T32 are connected to a clocked input "in" . The clocking is represented by a switch elk arranged between the input "in" and the gates. The connection between the p-channel MOSFET T3i and the n- channel MOSFET T32 is connected to an output "out" of the CMOS latch.
MOSFETs T3ι and T32 constitute in this embodiment the logic circuit portion of the integrated digital circuit according to the invention.
In contrast to the circuit of figure 1, there is no second pair of CMOS transistors provided. Instead, a nonvolatile storage element C is arranged between the connection between the p-channel MOSFET T3i and the n- channel MOSFET T32 on the one hand and ground Gnd on the other hand. The non-volatile storage element C is a capacitor with a ferro electric dielectricum or a magneto static element .
The basic function of the circuit of figure 3 is the same as the basic function of the circuit of figure 1. That is, when a low input voltage is provided to the input "in" of the CMOS latch, the p-channel MOSFET T3i is conductive while the n-channel MOSFET T32 is blocking. As a result, the output voltage at the output "out" is high. When a high input voltage is provided to the input "in" of the CMOS latch, the n-chanhel MOSFET T32 is conductive while the p-channel MOSFET T3X is blocking. As a result, the output voltage at the output "out" is low.
In contrast to the circuit of figure 1, the respective status of the transistor arrangement is stored immediately in the non-volatile storage element C, since this storage element C is connected to the output "out" of the CMOS latch. The output voltage is used more specifically for programming the non-volatile storage element C, the programming of a non-volatile storage element by applying a voltage per se being well known. The programming of a ferro-electric material is described for instance in the above cited web-site "http: //www.ramtron. com/" .
The non-volatile storage element C will store the current logic status for an unlimited time and independently of power supply Vdd, as long as no reprogramming occurs. Thus, the digital circuit can be stopped and even be powered down after each clock cycle without loosing information. When the digital circuit is powered up again, the status of the CMOS latch is immediately available at the output "out", since the status is made available by the non-volatile storage element C.
No control logic and no memory are required for power- down enter- and exit procedures.
Figure 4 illustrates another modified CMOS latch as part of a second embodiment of an integrated digital circuit according to the invention.
Like the circuit of figure 3, the circuit of figure 4 comprises a pair of CMOS transistors T4χ, T42, which is arranged between a voltage supply Vdd and ground Gnd and which is connected to a clocked input "in" and to an output "out". The clocking is represented again by a switch elk arranged between the input "in" and the gates of the transistors T4i, T2. Also the basic functions of the pair of CMOS transistors T4i, T42 for providing a high and a low output voltage at output "out" is the same as in the embodiment presented in figure 2. MOSFETs T4i and T42 thus constitute in this embodiment the logic circuit portion of the integrated digital circuit according to the invention. In this second embodiment, however, a non-volatile storage component is integrated directly into the transistors T4i, T . This leads to bi-stable transistors T4i, T2 which are usable as a storage element and as a functional switch at the same time. The transistors T4X, T42 themselves thus store directly the respective status of the CMOS latch in a non-volatile manner. Thereby, the same advantages can be achieved as with the first embodiment presented in figure 3.
It is understood that other switching elements than transistors could be used as well in both presented embodiments of an integrated digital circuit according to the invention.
While there have shown and described and pointed out fundamental novel features of the invention as applied to a preferred embodiment thereof, it will be understood that various omissions and substitutions and changes in the form and details of the devices and methods described may be made by those skilled in the art without departing from the spirit of the invention. For example, it is expressly intended that all combinations of those elements which perform substantially the same function in substantially the same way to achieve the same results are within the scope of the invention. Moreover, it should be recognized that structures and/or elements and/or method steps shown and/or described in connection with any disclosed form or embodiment of the invention may be incorporated in any other disclosed or described or suggested form or embodiment as a general matter of design choice. It is the intention, therefore, to be limited only as indicated by the scope of the claims appended hereto.

Claims

What is claimed is:
1. An integrated digital circuit comprising: a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals; and a non-volatile storage component, which non- volatile storage component takes one of at least two different logic states based on a nondestructive programming, which non-volatile storage component keeps a programmed logic state for a basically unlimited time and independently of a power supply until a new programming occurs, and which non-volatile storage component is programmed by and in accordance with each change of the logic state of said logic circuit portion.
2. The integrated digital circuit according to claim 1, wherein said non-destructive programming of said nonvolatile storage component is based on changes in at least one of the following physical attributes of a material of said non-volatile storage component: - a dielectric constant; a magnetic permeability; a crystal structure; and an amorphous structure.
3. The integrated digital circuit according to claim 1, wherein said logic circuit portion and said nonvolatile storage component realize at least one of a flip-flop and a latch.
4. The integrated digital circuit according to claim 1, wherein said logic circuit portion is realized as a complementary metal oxide semiconductor (CMOS) circuit .
5. The integrated digital circuit according to claim 1, wherein said non-volatile storage component is connected to said logic circuit portion.
6. The integrated digital circuit according to claim 5, wherein said logic circuit portion comprises a pair of complementary metal oxide semiconductor (CMOS) transistors connected to each other, an output of said logic circuit portion being provided at said connection between said CMOS transistors, and wherein said non-volatile storage component is connected to said output of said logic circuit portion.
7. The integrated digital circuit according to claim 1, wherein said logic circuit portion comprises at least one switching element and wherein said non-volatile storage component is integrated into said at least one switching element of said logic circuit portion.
8. The integrated digital circuit according to claim 7, wherein said at least one switching element is at least one complementary metal oxide semiconductor (CMOS) transistor.
9. A device including an integrated digital circuit, which integrated digital circuit comprises: a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals; and a non-volatile storage component, which nonvolatile storage component takes one of at least two different logic states based on a nondestructive programming, which non-volatile storage component keeps a programmed logic state for a basically unlimited time and independently of a power supply until a new programming occurs, and which non-volatile storage component is programmed by and in accordance with each change of the logic state of said logic circuit portion.
10. A method of operating a digital circuit, which digital circuit includes a logic circuit portion which takes one of at least two different logic states in accordance with provided control signals and a non-volatile storage component, which nonvolatile storage component takes one of at least two different logic states based on a non-destructive programming and which non-volatile storage component keeps a programmed logic state for a basically unlimited time and independently of a power supply until a new programming occurs, said method comprising operating said logic circuit portion by supplying power and control signals to said logic circuit and programming the respective logic status of said logic circuit portion upon each change of status into said non-volatile storage component.
PCT/IB2004/000514 2003-02-24 2004-02-18 Integrated digital circuit comprising a non-volatile storage element WO2004075404A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP04712121A EP1599940A1 (en) 2003-02-24 2004-02-18 Integrated digital circuit comprising a non-volatile storage element

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/372,721 US6876226B2 (en) 2003-02-24 2003-02-24 Integrated digital circuit
US10/372,721 2003-02-24

Publications (1)

Publication Number Publication Date
WO2004075404A1 true WO2004075404A1 (en) 2004-09-02

Family

ID=32868575

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2004/000514 WO2004075404A1 (en) 2003-02-24 2004-02-18 Integrated digital circuit comprising a non-volatile storage element

Country Status (5)

Country Link
US (1) US6876226B2 (en)
EP (1) EP1599940A1 (en)
KR (1) KR100720700B1 (en)
CN (1) CN1778043A (en)
WO (1) WO2004075404A1 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2891639B1 (en) * 2005-10-04 2007-11-30 Atmel Corp MEANS TO DEACTIVATE A NON-CONTACT DEVICE.
US8373438B2 (en) * 2010-10-29 2013-02-12 Alexander Mikhailovich Shukh Nonvolatile logic circuit
US8680776B1 (en) 2011-12-20 2014-03-25 Universal Lighting Technologies, Inc. Lighting device including a fast start circuit for regulating power supply to a PFC controller
US20140159770A1 (en) * 2012-12-12 2014-06-12 Alexander Mikhailovich Shukh Nonvolatile Logic Circuit
WO2014163616A1 (en) 2013-04-02 2014-10-09 Hewlett-Packard Development Company, L.P. State-retaining logic cell

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0415221A2 (en) * 1989-08-28 1991-03-06 National Semiconductor Corporation Non-volatile programmable interconnection circuit
US5434811A (en) * 1987-11-19 1995-07-18 National Semiconductor Corporation Non-destructive read ferroelectric based memory circuit
JPH08180671A (en) * 1994-12-22 1996-07-12 Matsushita Electric Ind Co Ltd Semiconductor memory
GB2315348A (en) * 1996-07-13 1998-01-28 Plessey Semiconductors Ltd Programmable logic arrays
JP2000077986A (en) * 1998-09-02 2000-03-14 Rohm Co Ltd Sequential circuit using ferroelectric and semiconductor device using the circuit
US6233169B1 (en) * 1998-11-06 2001-05-15 Rohm Co., Ltd. Signal storing circuit semiconductor device, gate array and IC-card
JP2002269969A (en) * 2001-03-07 2002-09-20 Nec Corp Memory cell, non-volatile memory device, and its control method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923184A (en) * 1996-12-23 1999-07-13 Motorola, Inc. Ferroelectric transistor logic functions for programming
JP3642559B2 (en) * 1998-11-06 2005-04-27 ローム株式会社 Signal holding circuit, semiconductor device, gate array, and IC card
AU2001230987A1 (en) * 2000-01-21 2001-07-31 Estancia Limited A programmable array logic circuit macrocell using ferromagnetic memory cells

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5434811A (en) * 1987-11-19 1995-07-18 National Semiconductor Corporation Non-destructive read ferroelectric based memory circuit
EP0415221A2 (en) * 1989-08-28 1991-03-06 National Semiconductor Corporation Non-volatile programmable interconnection circuit
JPH08180671A (en) * 1994-12-22 1996-07-12 Matsushita Electric Ind Co Ltd Semiconductor memory
GB2315348A (en) * 1996-07-13 1998-01-28 Plessey Semiconductors Ltd Programmable logic arrays
JP2000077986A (en) * 1998-09-02 2000-03-14 Rohm Co Ltd Sequential circuit using ferroelectric and semiconductor device using the circuit
US6233169B1 (en) * 1998-11-06 2001-05-15 Rohm Co., Ltd. Signal storing circuit semiconductor device, gate array and IC-card
JP2002269969A (en) * 2001-03-07 2002-09-20 Nec Corp Memory cell, non-volatile memory device, and its control method

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 11 29 November 1996 (1996-11-29) *
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 06 22 September 2000 (2000-09-22) *
PATENT ABSTRACTS OF JAPAN vol. 2003, no. 01 14 January 2003 (2003-01-14) *

Also Published As

Publication number Publication date
EP1599940A1 (en) 2005-11-30
CN1778043A (en) 2006-05-24
US20040164764A1 (en) 2004-08-26
KR20050090004A (en) 2005-09-09
US6876226B2 (en) 2005-04-05
KR100720700B1 (en) 2007-05-21

Similar Documents

Publication Publication Date Title
US8242826B2 (en) Retention flip-flop
US7164301B2 (en) State retention power gating latch circuit
RU2321944C2 (en) Power-independent multi-threshold cmos trigger with leak control
JP5964267B2 (en) Nonvolatile state retention latch
US7391250B1 (en) Data retention cell and data retention method based on clock-gating and feedback mechanism
US10205440B2 (en) Retention flip-flop circuits for low power applications
TWI556235B (en) Memory cell with retention using resistive memory
US7982514B2 (en) State-retentive master-slave flip flop to reduce standby leakage current
US6850103B2 (en) Low leakage single-step latch circuit
KR19990036910A (en) Latch circuit and semiconductor integrated circuit having the latch circuit
US20100271866A1 (en) Nonvolatile latch circuit
JP2002064150A (en) Semiconductor device
TW200415851A (en) Method for reducing power consumption in a state retaining circuit, state retaining circuit and electronic device
JP2000312136A (en) Flip-flop circuit
JP6252934B2 (en) Logic circuit with power saving function
US6876226B2 (en) Integrated digital circuit
US20180248541A1 (en) High performance low retention mode leakage flip-flop
US10373677B2 (en) Semiconductor device to reduce energy consumed to write data
US7917776B2 (en) System-on-chip including deepstop mode to reduce total leakage current and method thereof
JP5363586B2 (en) Internal charge transfer to the circuit
US9087573B2 (en) Memory device and driving method thereof
JP3033719B2 (en) Low power semiconductor integrated circuit
EP3200192B1 (en) Non-volatile non-shadow flip-flop
KR20090033969A (en) Apparatus and method for reducing current consumption in communication system
EP3540738A1 (en) Multi-bit non-volatile flip-flop

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2004712121

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057013067

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 20048050359

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020057013067

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004712121

Country of ref document: EP