WO2004067806A1 - Stencil manufacture - Google Patents
Stencil manufacture Download PDFInfo
- Publication number
- WO2004067806A1 WO2004067806A1 PCT/GB2004/000318 GB2004000318W WO2004067806A1 WO 2004067806 A1 WO2004067806 A1 WO 2004067806A1 GB 2004000318 W GB2004000318 W GB 2004000318W WO 2004067806 A1 WO2004067806 A1 WO 2004067806A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pulse
- cathodic
- anodic
- polar
- stencil
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D1/00—Electroforming
- C25D1/08—Perforated or foraminous objects, e.g. sieves
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/18—Electroplating using modulated, pulsed or reversing current
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
- C25D5/022—Electroplating of selected surface areas using masking means
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/60—Electroplating characterised by the structure or texture of the layers
- C25D5/605—Surface topography of the layers, e.g. rough, dendritic or nodular layers
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/60—Electroplating characterised by the structure or texture of the layers
- C25D5/605—Surface topography of the layers, e.g. rough, dendritic or nodular layers
- C25D5/611—Smooth layers
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/60—Electroplating characterised by the structure or texture of the layers
- C25D5/615—Microstructure of the layers, e.g. mixed structure
- C25D5/617—Crystalline layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1216—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by screen printing or stencil printing
- H05K3/1225—Screens or stencils; Holders therefor
Definitions
- the present invention relates to a method for making a stencil for use in screen-printing.
- Screen printing stencils define a pattern with open areas on the stencil. A material is printed through the open areas of the stencil, so that the printed deposits match approximately those open areas. Screen-printing stencils have a number of uses in the electronic substrate fabrication and electronic assembly industries. These include, but are not limited to the printing of printed circuit boards, depositing solder paste and conductive adhesive for electronic packaging and the printing of conductor and resistor circuits.
- Conventional metal stencils can be fabricated in various ways.
- chemical etching is used. This involves firstly forming a resist mask by applying a resist to a metal foil and optically patterning the resist through a mask. The resist is then developed leaving the pattern of the mask on the foil. The foil with its resist mask is then submerged in a chemical etchant. The areas covered by the resist mask are protected and stop the metal foil being etched away. In contrast, the exposed areas not covered by the resist . mask are etched away, thereby forming apertures through the metal foil and so defining a stencil.
- a disadvantage of chemical etched stencils is that they cannot be reliably manufactured with small apertures and fine pitch due to the undercutting process caused by etching. This can cause problems when the stencil is used, because paste can get trapped in the undercut sidewall. Therefore, such stencils ' are only used for larger pitch features .
- laser cutting is used. This involves mounting a metal foil in a frame. Stored in a computer is a data file that represents an image of the apertures that are required to form the desired stencil. Under control of the computer, a laser traces out this image ablating each aperture sequentially.
- the laser cutting process for the formation of screen- printing stencils also has some drawbacks for forming fine pitch apertures. Notably the laser cuts rough aperture walls, which can cause paste or adhesive to get trapped in the apertures during printing. Another problem is that the process can be quite messy at fine pitches, spewing molten metal around the aperture and often causing an undesirable lip around the edge of some apertures. Furthermore, incomplete removal of metal can occur leaving blocked apertures. Another problem is that the diameter of apertures can vary by +/- 10 microns at fine pitches.
- Yet another method for manufacturing stencils uses DC electroforming.
- This process starts with a properly prepared mandrel, typically a stainless steel sheet, which is laminated with a dry film photo resist.
- the resist is exposed to a collimated UV light source through a mask, and then developed, leaving a pattern of the apertures.
- the patterned mandrel is submerged in a suitable electroplating solution and exposed to a high DC electrical current, which starts the plating process.
- Metal ions are deposited around the photo resist to the desired stencil thickness.
- the next step is to strip away the polymerised photo resist and then mechanically remove the foil.
- An example of a DC electroforming process is described in US 5,359,928.
- a problem with DC electroforming technology is that it cannot reliably produce a stencil at sub-150 micron pitches. Hence at these levels, the aperture shape and size vary from one to another. Also, traditional DC electroforming does not plate uniformly across a substrate due to current crowding effects. This uneven current density causes an uneven plating rate and hence an overall variation of plated metal across the stencil. It also tends to cause a gasket or lip around the aperture, which can cause bleeding during the printing process .
- An object of the invention is to provide an improved method for fabricating stencils and an improved resolution stencil.
- a method of forming a stencil comprising electroforming the stencil using a bi-polar electrical signal that comprises a plurality of bi-polar waveforms .
- bi-polar electroforming has several inherent advantages over traditional DC electroforming. Most notably, it allows the material distribution to be controlled thereby to give an even metal deposition across the stencil, which means that the edge definition of features formed using this method is excellent. Also, material properties can be controlled, for example, hardness, intrinsic stress, brittleness, ductility, and crystal structure. Furthermore, the current efficiency is improved, which decreases hydrogen formation, thus lowering pitting and decreasing residual stress. In addition, in practice, using this method reduces or eliminates the need for organic additives.
- bi-polar waveform it is meant a waveform consisting of a positive pulse and a negative pulse.
- positive pulse of the bi-polar waveform When the positive pulse of the bi-polar waveform is applied during the electroforming process, metal is deposited. This positive pulse will be referred to as the cathodic pulse.
- negative pulse When the negative pulse is applied; metal is removed. This negative pulse will be referred to as the anodic pulse.
- the cathodic pulse has a longer duration than the anodic pulse.
- the cathodic pulse is at least twice the duration of the anodic pulse.
- the ratio of cathodic pulse duration to anodic pulse duration may be in the range of 2:1 to 100:1.
- the cathodic pulse has a lower peak value than the anodic pulse.
- the ratio of cathodic pulse height to anodic pulse height may be in the range of about 1:1.5 to 1:20.
- the anodic pulse height may be substantially 1.5 times the cathodic pulse height.
- the anodic pulse height may be substantially 20 times the cathodic pulse height.
- the method may involve varying the bi-polar waveforms. For example, initially a bi-polar waveform that is suitable to provide smooth stencil sidewalls may be used, and subsequently, towards the end of the process, the waveform may be varied in order to provide a rough upper surface. This may be done by varying the frequency and/or the durations of the cathodic and anodic pulses and/or the magnitudes of the cathodic and anodic pulses and/or the relative widths of the cathodic and anodic pulses and/or the relative magnitudes of the cathodic and/or anodic pulses.
- the waveform may be square or spiked or sinusoidal.
- bi-polar waveform is a current waveform.
- the voltage is controlled and it is the current that is varied.
- the bi-polar waveform could equally be a voltage waveform.
- the voltage, waveform is varied with respect to current.
- the bi-polar waveform is a current waveform
- it may have a pulse width in the millisecond range 1ms- 999ms.
- the voltage range depends on the size of the substrate.
- the average current density of the anodic pulse is less than the average current density of the cathodic waveform.
- the average current density may be in the range 3- 15A/dm 2 , where the average current density is an average of the current across one waveform.
- the step of electroforming the stencil may comprise providing a mould on a conducting surface, the mould defining exposed areas of the conducting surface; immersing the mould and conducting surface in an ionic solution and electroplating areas exposed by the mould using the bi-polar current or voltage signal.
- the mould may be provided on an intermediary layer that is carried by the conducting surface.
- the intermediary layer may be a sacrificial lift-off layer for allowing easy removal of the stencil from the substrate.
- a system for forming a stencil comprising a mask on a conducting surface, the mask defining exposed areas of the conducting surface, and means for electroplating areas exposed by the mask using a bi-polar current or voltage signal that comprises a plurality of waveforms each having a cathodic pulse and a anodic pulse.
- the cathodic pulse has a longer duration than the anodic pulse.
- the cathodic pulse is at least twice the duration of the anodic pulse.
- the ratio of cathodic pulse duration to anodic pulse duration may be in the range of 2:1 to 100:1.
- the cathodic pulse has a lower peak value than the anodic pulse.
- the ratio of cathodic pulse height to anodic pulse height may be in the range of about 1:1.5 to 1:20.
- the anodic pulse height may be substantially 1.5 times the cathodic pulse height.
- the anodic pulse height may be substantially twenty times the cathodic pulse height.
- the bi-polar waveform preferably has a greater anodic to cathodic pulse ratio, and a shorter anodic pulse time than cathodic pulse time.
- the waveform may be square or spiked or sinusoidal.
- the bi-polar waveform may be a current waveform.
- the bi-polar waveform could be a voltage waveform.
- the average current density of the anodic pulse is preferably less than the average current density of the cathodic waveform.
- the average current density may be in the range 3-10A/dm 2 .
- the waveform may have an average current density of 7A/dm 2 , a frequency of 20Hz(50ms), a cathodic pulse duration of 45ms at lOA/dm 2 , and an anodic pulse duration of 5ms at 20A/dm 2 .
- the bi-polar waveform may have a pulse width in the millisecond range 1ms- 999ms. In this case, the voltage range depends on the size of the wafer.
- a controller may be provided for controlling parameters of the bi-polar signal.
- the controller may be operable to vary parameters of the bi-polar signal at different stages in the electroforming process.
- the parameters may be the frequency and/or the durations of the cathodic and anodic pulses and/or the magnitudes of the cathodic and anodic pulse and/or the relative widths of the cathodic and anodic pulses and/or the relative magnitudes of the cathodic and/or anodic pulses.
- the physical characteristics of the stencil can be caused to be different in different areas thereof. This means that in the early stages of the process, the pulse can be controlled so as to provide very smooth sidewall definition, but at the latter stages, once plating is substantially finished, the parameters could be changed so that the stencil has a rough upper surface. Providing a rough upper surface aids in the printing process, because it improves rolling of the paste onto the stencil. Having smooth sidewalls aids printing, because it encourages better material release from the apertures.
- a method comprising: forming a stencil by providing a mould on a conducting surface, the mould defining exposed areas of the conducting surface; electroplating the exposed areas of the conducting surface using a bi-polar current or voltage signal, thereby to form a stencil and using the stencil to print features onto a board or substrate or some other suitable medium.
- Figure 1 is a perspective view of a substrate for use in forming a stencil
- Figure 2 is a perspective view of the substrate of
- Figure 3 is a perspective view of the substrate of Figure 2, to which a mask is applied;
- Figure 4 is a perspective view of the substrate of Figure 3 after patterning and development of the resist;
- Figure 5 is a schematic representation of a system for electroforming a stencil
- Figure 6 is a perspective view of an electroformed stencil on the substrate;
- Figure 7 shows an example of a bi-polar pulse applied during the electroplating process;
- Figure 8 is a perspective view of the stencil of Figure 7, after removal from the substrate, and Figure 9 is a perspective view of the final stencil.
- the starting material in the stencil forming process is a substrate 10 of, for example, glass, as shown in Figure 1.
- a substrate 10 of, for example, glass, as shown in Figure 1.
- any other suitable substrate could be used, for example a dielectric material such as silicon or ceramic.
- the substrate 10 is cleaned using any suitable method, for example, successive immersions in methanol, acetone and piranha solution and then de- ionised water.
- a conductive seed layer of metal 12 is then deposited on an upper surface of the glass wafer 10. This can be done using an electron beam evaporator or any other suitable technique, such as sputtering or thermal evaporation.
- the metal 12 must have a thickness that is sufficient to allow it to conduct. The thickness may be in the range of 0.1 to 0.3 microns.
- a variety of metals can be used for the seed layer
- the base metal layer is titanium or chrome. This is because these metals promote adhesion to the substrate.
- a metal substrate could be used.
- photoresist 14 is deposited on it, as shown in Figure 2.
- Any suitable photoresist 14 could be used, but a preferred example is SU-8. As is well known, this is a negative resist.
- the photoresist 14 can be deposited in any suitable manner, for example spin coating. In order to give a photoresist thickness of approximately 50 microns the spin speed may be around 3000 revs per minute. Of course, this could be varied according to the thickness of the stencil required. Alternatively, the resist could be applied as a film or using a doctor blading machine, also known as a knife coater.
- the resist covered glass wafer/substrate is than baked at a temperature in the range of 50-130 °C, for example 90 °C, on a hot plate or oven for between one minute and two hours.
- the absolute temperature and time here depend on the thickness of the photoresist. The thicker the photoresist 14 the longer it takes to bake.
- the photomask is a chrome-on-glass mask, although a mask made on a high-resolution photoplotter could also be used.
- the resist 14 is exposed through the mask 16 using a highly collimated light source having a suitable wavelength.
- the wavelength is typically in a range of about 350nm to 400nm, preferably 365nm.
- the energy of the light used is in the range of 100-5000 mJ/cm 2 .
- the wavelength and energy used will depend on the sensitivity of the resist.
- the patterned resist 14 is then baked using, for example, a hotplate or an oven.
- the baking temperature is in the range 50-130 °C, preferably 90 °C.
- the duration of baking is dependant on the photoresist thickness but may be anywhere between 1 minute and 2 hours. Of course, it will be appreciated that this post-patterning bake may not be necessary for other types of resist.
- the photoresist 14 is developed in Microposit EC Solvent or acetone or any other suitable solvent. Development can be done by complete immersion in the solution, with some agitation thereof, or by spraying the solution onto the surface. Using Microposit EC Solvent, the time taken to develop the resist is of the order of 2 to 3 minutes, although it will be appreciated that this time will vary depending on the developing chemical used.
- mesas 18 of resist in the areas that were exposed remain, and all of the other resist is removed. These patterned resist mesas 18 define the aperture shapes for the stencil, as shown in Figure 4.
- FIG. 5 shows a system that is suitable for this.
- This includes a variable current source that is operable to output a bi-polar current signal; an anode and a bath for the electroplating- solution.
- Electroplating can be done using any suitable solution, but a preferred option is a solution made with nickel sulphamate (330g per litre) , boric acid (30g per litre) and nickel chloride (15g per litre) . In this case, a 99.99% pure nickel anode is used. The solution should be at 50°C. The wafer is submerged in the solution in the plating bath. Once this is done, an AC bi-polar current is applied between the conductive seed layer 12 and the anode. This causes the formation of the stencil, as shown in Figure 6.
- Figure 7 shows an example of the bi-polar AC current waveform used.
- the bi-polar signal includes a continuous stream of these waveforms, although off times, during which no current is applied, could be used if and when desired.
- the waveform of Figure 7 is square and consists of a cathodic pulse 22 and an anodic pulse 24.
- cathodic pulse it is meant that part of the bipolar waveform that causes deposition of metal.
- anodic pulse it is meant that part of the bi-polar waveform that causes removal of metal.
- the cathodic pulse is represented by the positive pulse 22 and the anodic pulse is represented by the negative pulse 24.
- the cathodic pulse 22 has a longer duration, preferably at least double, than the anodic pulse 24 -and has a lower peak forward current.
- the anodic pulse 24 is much shorter, but has a relatively high peak current.
- the average current density of the cathodic pulse 22 is greater than that of the anodic pulse 24.
- the bi-polar AC current waveform used is typically in the millisecond range lms-999ms, with a greater anodic to cathodic pulse ratio, and a shorter anodic pulse time than cathodic pulse time.
- the voltage range depends on the size of the wafer. For example, for an eight-inch wafer, the voltage used was 12V, but between 1 to 100 volts is possible. It should be noted that in general it is preferred that voltage is controlled and it is the current that is varied, although of course, it is possible also to vary the voltage waveform with respect to current.
- the average current density is usually from 3- 10A/dm 2 .
- a typical waveform for plating pure nickel has an average current density of 7A/dm 2 , a frequency of 20Hz(50ms), a cathodic pulse duration of 45ms at 10A/dm 2 , and an anodic pulse duration of 5ms at 20A/dm 2 .
- the electroplating process is stopped and the wafer with its electro-formed stencil 20 is removed from the solution.
- the stencil 20 is then removed from the substrate 10. This can be done by merely peeling the stencil 20 off the wafer/substrate.
- the resist mesas 18 infill the apertures, as shown in Figure 8.
- the resist is removed using a suitable solvent, thereby leaving the stencil 20, as shown in Figure 9.
- the preferred solvent is MS111, which is available from Miller Stephens Corporation, USA.
- the stencil 20 is then cleaned to remove any residual MS-111 and SU-8. This can be done by blowing dry the stencil in nitrogen.
- the stencil is then mounted in a frame (not shown) using conventional mounting techniques, so that it can then be used for printing in the electronic substrate fabrication and electronic assembly line industries.
- Using a bi-polar AC current to electroform a metal stencil provides good metal deposition uniformity, and allows very fine features to be defined.
- the pulse parameters include the frequency and/or relative widths of the cathodic and anodic pulses and/or relative heights of the cathodic and anodic pulses. In practice, it has been found that at higher frequencies surface smoothness is improved, whereas at lower frequencies, surface roughness is increased. As an example, for the specific stencil forming process described above, it was found that using a frequency of 100Hz provided a smooth surface, whereas using 4Hz or DC produced a rougher surface. Hence, by varying the frequency surface properties can be varied.
- the bi-polar electro-forming stencil manufacture technique in which the invention is embodied provides various advantages.
- the electroplating process does not require the use of organic additives in the electroplating bath. These additives are costly and difficult to maintain, and removing them from the process lessens the need for monitoring equipment to monitor the additive mixes.
- the method also provides a very even distribution of metal across the stencil.
- it provides a mechanism for controlling material properties, such as hardness, intrinsic stress and crystal structure. This enables the possibility of providing a rough upper surface for the stencil to aid printing but at the same time providing very smooth sidewalls in order to perfectly release paste.
- the current efficiency is improved, which decreases hydrogen formation, thus lowering pitting and decreasing residual stress.
- the stencil is described as being formed using a negative photo-resist, a positive resist could equally be used.
- the stencil is described above as being peeled away from the substrate other options are possible.
- the mould may be provided on an intermediary layer that is carried by the conducting surface.
- the intermediary layer may be a sacrificial lift-off layer that can be dissolved away, thereby to allow easy removal of the stencil from the substrate.
- the sacrificial lift off layer (not shown) could be deposited between the metal seed layer and the stencil layer.
- a sacrificial substrate that can be dissolved away could also be used.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electroplating Methods And Accessories (AREA)
- Printing Plates And Materials Therefor (AREA)
- Manufacture Or Reproduction Of Printing Formes (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006502201A JP2006518808A (en) | 2003-01-31 | 2004-01-27 | Stencil manufacturing method |
CA002514265A CA2514265A1 (en) | 2003-01-31 | 2004-01-27 | Stencil manufacture |
EP04705446A EP1590506A1 (en) | 2003-01-31 | 2004-01-27 | Stencil manufacture |
US10/543,963 US20060185535A1 (en) | 2003-01-31 | 2004-01-27 | Stencil manufacture |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0302222.5 | 2003-01-31 | ||
GBGB0302222.5A GB0302222D0 (en) | 2003-01-31 | 2003-01-31 | Stencil manufacture |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004067806A1 true WO2004067806A1 (en) | 2004-08-12 |
Family
ID=9952176
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2004/000318 WO2004067806A1 (en) | 2003-01-31 | 2004-01-27 | Stencil manufacture |
Country Status (8)
Country | Link |
---|---|
US (1) | US20060185535A1 (en) |
EP (1) | EP1590506A1 (en) |
JP (1) | JP2006518808A (en) |
KR (1) | KR20050103285A (en) |
CN (1) | CN1745199A (en) |
CA (1) | CA2514265A1 (en) |
GB (1) | GB0302222D0 (en) |
WO (1) | WO2004067806A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2432847A (en) * | 2005-12-02 | 2007-06-06 | Microstencil Ltd | Electroformed component manufacture |
US9376758B2 (en) | 2010-12-21 | 2016-06-28 | Ebara Corporation | Electroplating method |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120000529A1 (en) * | 2010-07-01 | 2012-01-05 | Primestar Solar | Method and system for forming a photovoltaic cell and a photovoltaic cell |
CN102877098B (en) * | 2012-10-29 | 2015-06-17 | 东莞市若美电子科技有限公司 | Multi-waveband output pulse plating method |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4065374A (en) * | 1976-08-10 | 1977-12-27 | New Nippon Electric Co., Ltd. | Method and apparatus for plating under constant current density |
US4410401A (en) * | 1979-12-17 | 1983-10-18 | Stork Screens B.V. | Method for manufacturing a die |
EP0448888A1 (en) * | 1990-03-27 | 1991-10-02 | Ets Michel S.A. | Process for galvanic treatment with pulsed currents |
US5359928A (en) * | 1992-03-12 | 1994-11-01 | Amtx, Inc. | Method for preparing and using a screen printing stencil having raised edges |
US6099710A (en) * | 1998-11-02 | 2000-08-08 | Dbtel Incorporated | Method of controlling excessive electroforming portion of an oscillating plate |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4666567A (en) * | 1981-07-31 | 1987-05-19 | The Boeing Company | Automated alternating polarity pulse electrolytic processing of electrically conductive substances |
DK172937B1 (en) * | 1995-06-21 | 1999-10-11 | Peter Torben Tang | Galvanic process for forming coatings of nickel, cobalt, nickel alloys or cobalt alloys |
US20010054557A1 (en) * | 1997-06-09 | 2001-12-27 | E. Jennings Taylor | Electroplating of metals using pulsed reverse current for control of hydrogen evolution |
JP2001210932A (en) * | 2000-01-26 | 2001-08-03 | Matsushita Electric Works Ltd | Method of manufacturing printed wiring board |
JP3724364B2 (en) * | 2000-12-01 | 2005-12-07 | 住友電気工業株式会社 | Manufacturing method of metal products |
JP3976564B2 (en) * | 2001-12-20 | 2007-09-19 | 日本リーロナール有限会社 | Via filling method |
-
2003
- 2003-01-31 GB GBGB0302222.5A patent/GB0302222D0/en not_active Ceased
-
2004
- 2004-01-27 US US10/543,963 patent/US20060185535A1/en not_active Abandoned
- 2004-01-27 CN CNA200480003004XA patent/CN1745199A/en active Pending
- 2004-01-27 JP JP2006502201A patent/JP2006518808A/en active Pending
- 2004-01-27 KR KR1020057014016A patent/KR20050103285A/en not_active Application Discontinuation
- 2004-01-27 EP EP04705446A patent/EP1590506A1/en not_active Withdrawn
- 2004-01-27 CA CA002514265A patent/CA2514265A1/en not_active Abandoned
- 2004-01-27 WO PCT/GB2004/000318 patent/WO2004067806A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4065374A (en) * | 1976-08-10 | 1977-12-27 | New Nippon Electric Co., Ltd. | Method and apparatus for plating under constant current density |
US4410401A (en) * | 1979-12-17 | 1983-10-18 | Stork Screens B.V. | Method for manufacturing a die |
EP0448888A1 (en) * | 1990-03-27 | 1991-10-02 | Ets Michel S.A. | Process for galvanic treatment with pulsed currents |
US5359928A (en) * | 1992-03-12 | 1994-11-01 | Amtx, Inc. | Method for preparing and using a screen printing stencil having raised edges |
US6099710A (en) * | 1998-11-02 | 2000-08-08 | Dbtel Incorporated | Method of controlling excessive electroforming portion of an oscillating plate |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2432847A (en) * | 2005-12-02 | 2007-06-06 | Microstencil Ltd | Electroformed component manufacture |
WO2007063331A1 (en) * | 2005-12-02 | 2007-06-07 | Microstencil Limited | Electroformed component manufacture |
US9376758B2 (en) | 2010-12-21 | 2016-06-28 | Ebara Corporation | Electroplating method |
Also Published As
Publication number | Publication date |
---|---|
KR20050103285A (en) | 2005-10-28 |
CA2514265A1 (en) | 2004-08-12 |
EP1590506A1 (en) | 2005-11-02 |
GB0302222D0 (en) | 2003-03-05 |
US20060185535A1 (en) | 2006-08-24 |
CN1745199A (en) | 2006-03-08 |
JP2006518808A (en) | 2006-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2004510061A (en) | Method for selective metallization of dielectrics | |
EP0668712B1 (en) | Process for producing structures | |
TWI404465B (en) | Printed wiring substrate and manufacturing method thereof | |
US20060185535A1 (en) | Stencil manufacture | |
US20070034518A1 (en) | Method of patterning ultra-small structures | |
EP0894157B1 (en) | Electroforming method, electroforming mandrel and electroformed product | |
JP2005206881A (en) | Method of producing metal mask by electroforming process | |
KR100826113B1 (en) | Printed circuit board and manufacturing method thereof | |
JPH1018076A (en) | Production of metallic foil and apparatus therefor | |
US2225733A (en) | Process for the electrolytic production of metal screens | |
US6808641B2 (en) | Method of wiring formation and method for manufacturing electronic components | |
EP0732040B1 (en) | Method of making a printed circuit board | |
JP4430755B2 (en) | Mask for printing and manufacturing method thereof | |
JP2004266078A (en) | Method of forming conductor pattern | |
Hagberg et al. | Method for manufacturing high-quality gravure plates for printing fine-line electrical circuits | |
CN103203964A (en) | A production process for an electroformed stencil | |
JP2872834B2 (en) | Method for manufacturing two-layer flexible printed circuit board | |
GB2222385A (en) | Producing metal-coated vias | |
JPH08132625A (en) | Production of nozzle plate and matrix structure therefor | |
CN1121948C (en) | Method for making nozzle piece | |
KR100294393B1 (en) | Method for roughing electrolytic copper foil for circuit board | |
CN115961314A (en) | Preparation method of composite mask | |
KR20050092270A (en) | Filter screen and its fabrication method | |
JP4252286B2 (en) | Conductor circuit forming method in printed wiring board and printed wiring board | |
WO2007094813A2 (en) | Conductive polymers for the electroplating |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2514265 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004803004X Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057014016 Country of ref document: KR Ref document number: 2006502201 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004705446 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057014016 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004705446 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006185535 Country of ref document: US Ref document number: 10543963 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 10543963 Country of ref document: US |