WO2004031955A3 - Verfahren zur regulierung des datenzugriffs bei einem aus mehreren einzelsystemen bestehenden system auf wenigstens eine datenspeichereinrichtung - Google Patents

Verfahren zur regulierung des datenzugriffs bei einem aus mehreren einzelsystemen bestehenden system auf wenigstens eine datenspeichereinrichtung Download PDF

Info

Publication number
WO2004031955A3
WO2004031955A3 PCT/EP2003/010794 EP0310794W WO2004031955A3 WO 2004031955 A3 WO2004031955 A3 WO 2004031955A3 EP 0310794 W EP0310794 W EP 0310794W WO 2004031955 A3 WO2004031955 A3 WO 2004031955A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
storage device
individual systems
data storage
system consisting
Prior art date
Application number
PCT/EP2003/010794
Other languages
English (en)
French (fr)
Other versions
WO2004031955A2 (de
Inventor
Theuer Thomas Schoebel
Original Assignee
Theuer Thomas Schoebel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE2002146367 external-priority patent/DE10246367A1/de
Priority claimed from DE10246369A external-priority patent/DE10246369A1/de
Application filed by Theuer Thomas Schoebel filed Critical Theuer Thomas Schoebel
Priority to US10/529,435 priority Critical patent/US20060168413A1/en
Priority to DE10393434T priority patent/DE10393434D2/de
Priority to AU2003270288A priority patent/AU2003270288A1/en
Publication of WO2004031955A2 publication Critical patent/WO2004031955A2/de
Publication of WO2004031955A3 publication Critical patent/WO2004031955A3/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0284Multiple user address space allocation, e.g. using different base addresses
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Es werden Verfahren und Vorrichtungen zur Regulierung des Datenzugriffs bei einem aus mehreren Einzelsystemen (10-12) bestehenden System auf wenigstens eine Datenspeichereinrichtung vorgeschlagen, bei dem die Einzelsysteme (10-12) sich freie Daten- oder Adressenbereiche der Datenspeichereinrichtung reservieren und die reservierten Bereiche für einen Zugriff durch andere Einzelsysteme (10-12) dann gesperrt sind, wobei gegenüber den direkt benötigten Bereichen (18, 21) spekulativ vergrösserte Bereiche (20, 23) reserviert werden. Hierdurch können ein reduzierter Datenverkehr und geringere Latenzzeiten erreicht werden.
PCT/EP2003/010794 2002-09-30 2003-09-29 Verfahren zur regulierung des datenzugriffs bei einem aus mehreren einzelsystemen bestehenden system auf wenigstens eine datenspeichereinrichtung WO2004031955A2 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/529,435 US20060168413A1 (en) 2002-09-30 2003-09-29 Method for regulating access to data in at least one data storage device in a system consisting of several individual systems
DE10393434T DE10393434D2 (de) 2002-09-30 2003-09-29 Verfahren zur Regulierung des Datenzugriffs bei einemaus mehreren Einzelsystemen bestehenden System auf wenigstens eine Datenspeichereinrichtung
AU2003270288A AU2003270288A1 (en) 2002-09-30 2003-09-29 Method for regulating access to data in at least one data storage device in a system consisting of several individual systems

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE10246369.7 2002-09-30
DE10246367.0 2002-09-30
DE2002146367 DE10246367A1 (de) 2002-09-30 2002-09-30 Verfahren zur Regulierung des Datenzugriffs bei einem aus mehreren Einzelsystemen bestehenden System auf wenigstens eine Datenspeichereinrichtung
DE10246369A DE10246369A1 (de) 2002-09-30 2002-09-30 Verfahren zur Regelung des Datenzugriffs auf Daten wenigstens einer Datenspeichereinrichtung

Publications (2)

Publication Number Publication Date
WO2004031955A2 WO2004031955A2 (de) 2004-04-15
WO2004031955A3 true WO2004031955A3 (de) 2004-10-14

Family

ID=32070712

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/EP2003/010792 WO2004031954A2 (de) 2002-09-30 2003-09-29 Verfahren und vorrichtungen zum zugriff eines einzelsystems auf einen speicherbereich einer datenspeichereinrichtung
PCT/EP2003/010794 WO2004031955A2 (de) 2002-09-30 2003-09-29 Verfahren zur regulierung des datenzugriffs bei einem aus mehreren einzelsystemen bestehenden system auf wenigstens eine datenspeichereinrichtung

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/EP2003/010792 WO2004031954A2 (de) 2002-09-30 2003-09-29 Verfahren und vorrichtungen zum zugriff eines einzelsystems auf einen speicherbereich einer datenspeichereinrichtung

Country Status (4)

Country Link
US (1) US20060168413A1 (de)
AU (1) AU2003270288A1 (de)
DE (1) DE10393434D2 (de)
WO (2) WO2004031954A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8103642B2 (en) * 2006-02-03 2012-01-24 Oracle International Corporation Adaptive region locking
US7791513B2 (en) 2008-10-06 2010-09-07 Donald Martin Monro Adaptive combinatorial coding/decoding with specified occurrences for electrical computers and digital data processing systems
US7786903B2 (en) 2008-10-06 2010-08-31 Donald Martin Monro Combinatorial coding/decoding with specified occurrences for electrical computers and digital data processing systems
US7786907B2 (en) 2008-10-06 2010-08-31 Donald Martin Monro Combinatorial coding/decoding with specified occurrences for electrical computers and digital data processing systems
US7864086B2 (en) 2008-10-06 2011-01-04 Donald Martin Monro Mode switched adaptive combinatorial coding/decoding for electrical computers and digital data processing systems

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0817044A2 (de) * 1996-06-28 1998-01-07 Sun Microsystems, Inc. Speicherzuordnung in einer Mehrfachfädenumgebung
EP0817041A2 (de) * 1996-07-01 1998-01-07 Sun Microsystems, Inc. Methode zum Reservieren von Betriebsmitteln

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69428881T2 (de) * 1994-01-12 2002-07-18 Sun Microsystems Inc Logisch adressierbarer physikalischer Speicher für ein Rechnersystem mit virtuellem Speicher, das mehrere Seitengrössen unterstützt

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0817044A2 (de) * 1996-06-28 1998-01-07 Sun Microsystems, Inc. Speicherzuordnung in einer Mehrfachfädenumgebung
EP0817041A2 (de) * 1996-07-01 1998-01-07 Sun Microsystems, Inc. Methode zum Reservieren von Betriebsmitteln

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
POUL-HENNING KAMP: "Malloc(3) in modern Virtual Memory environments.", 4.4BSD DOCUMENTATION, 5 April 1996 (1996-04-05), pages 1 - 7, XP002283869, Retrieved from the Internet <URL:http://docs.freebsd.org/44doc/papers/malloc.pdf> [retrieved on 20040608] *

Also Published As

Publication number Publication date
WO2004031955A2 (de) 2004-04-15
US20060168413A1 (en) 2006-07-27
WO2004031954A2 (de) 2004-04-15
DE10393434D2 (de) 2005-10-06
AU2003270288A1 (en) 2004-04-23
WO2004031954A3 (de) 2004-08-19
AU2003270288A8 (en) 2004-04-23

Similar Documents

Publication Publication Date Title
EP1517244A4 (de) Informationsspeichereinrichtung, speicherzugriffssteuersystem und verfahren und computerprogramm
AU2002345622A1 (en) System and method for data storage, control and access
WO2002093335A3 (en) External locking mechanism for personal computer memory locations
WO2004051471A3 (en) Cross partition sharing of state information
AU7712300A (en) Device, system and method for data access control
EP1519275A4 (de) Informationsspeichereinrichtung, speicherzugriffssteuerungsverfahren und computerprogramm
AU2003213840A1 (en) Memory system with burst length shorter than prefetch length
TW200712879A (en) Method for permanently preventing modification of a partition of a memory device and method for permanently preventing modification of a file stored in a memory device
EP0965951A3 (de) Automatisiertes Zugangskontrollsystem mit verteilter Intelligenz
WO2007019473A3 (en) Memory device activation and deactivation
EP1189239A3 (de) Dünnfilmspeicheranordnungen
AU2002229725A1 (en) System and method for managing logical partition data including nonvolatile memory
AU2003284247A1 (en) System and method for testing computer network access and traffic control systems
WO1996006390A3 (en) A two-way set-associative cache memory
AU2001271947A1 (en) Providing data to applications from an access system
AU2002359868A1 (en) Method for dynamically adjusting a memory page closing policy
WO2005065205A3 (en) Memory hub and method for memory system performance monitoring
WO2005099035A3 (en) Discovery of occurrence-data
AU3623500A (en) Systems and methods for network based sensing and distributed sensor, data and memory management
WO2002061612A3 (en) Data structure for information systems
WO2002078800A3 (en) Electronic game enhancement systems and methods
WO2004031935A3 (en) Method and system for using a memory card protocol inside a bus protocol
WO2007030681A3 (en) Method of manufacturing a limited use data storing device
WO2007002282A3 (en) Managing memory pages
WO2003025757A3 (en) Method and apparatus for decoupling tag and data accesses in a cache memory

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2006168413

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10529435

Country of ref document: US

REF Corresponds to

Ref document number: 10393434

Country of ref document: DE

Date of ref document: 20051006

Kind code of ref document: P

WWE Wipo information: entry into national phase

Ref document number: 10393434

Country of ref document: DE

122 Ep: pct application non-entry in european phase
WWP Wipo information: published in national office

Ref document number: 10529435

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Ref document number: JP