WO2004023543A1 - Method of fabricating a self-aligned non-volatile memory cell - Google Patents

Method of fabricating a self-aligned non-volatile memory cell Download PDF

Info

Publication number
WO2004023543A1
WO2004023543A1 PCT/US2003/024106 US0324106W WO2004023543A1 WO 2004023543 A1 WO2004023543 A1 WO 2004023543A1 US 0324106 W US0324106 W US 0324106W WO 2004023543 A1 WO2004023543 A1 WO 2004023543A1
Authority
WO
WIPO (PCT)
Prior art keywords
floating gate
forming
insulating layer
region
layer
Prior art date
Application number
PCT/US2003/024106
Other languages
French (fr)
Inventor
Bohumil Lojek
Alan L. Renninger
Original Assignee
Atmel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corporation filed Critical Atmel Corporation
Priority to AU2003269929A priority Critical patent/AU2003269929A1/en
Priority to JP2004534260A priority patent/JP2005538549A/en
Priority to EP03751819A priority patent/EP1552549A4/en
Priority to CA002494527A priority patent/CA2494527A1/en
Publication of WO2004023543A1 publication Critical patent/WO2004023543A1/en
Priority to NO20051713A priority patent/NO20051713L/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881—Programmable transistors with only two possible levels of programmation
    • H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H01L21/28141—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects insulating part of the electrode is defined by a sidewall spacer, e.g. dummy spacer, or a similar technique, e.g. oxidation under mask, plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate

Definitions

  • the invention relates to self-aligned nonvolatile memory cells, and more particularly to a self- aligned non-volatile memory cell that has a high capacitive coupling ratio and has a thin and small tunneling oxide region.
  • Fig. 1 shows a sectional view of an EEPROM 100 (Electrically Erasable Programmable Read Only Memory) as depicted in Fig. 18 of U.S. Patent No. 4,833,096 which is assigned to the same assignee as the present invention.
  • EEPROM 100 Electrically Erasable Programmable Read Only Memory
  • a deep n-well 23 is formed inside a p-type substrate 40, and N-channel and memory cell devices are defined.
  • N- channel stops and field oxide are formed around the device areas.
  • Channel stops and field oxide are formed by thermally growing a thin oxide layer, depositing a o
  • N-well and N-channel device areas then driving in the boron and thermally growing oxide in the non-device areas not covered by nitride.
  • the process continues by implanting a first species of N-type impurity in a portion of the memory cell device area, thermally growing a first oxide layer 59, defining a window therein over the impurity implant, implanting a second species of N-type impurity into the window hole, and regrowing a thick oxide layer in the o window.
  • a 2500-3400A thick polycrystalline silicon ( "polysilicon”) layer is deposited, and removed with the first oxide layer to form the floating gate 71.
  • a second oxide layer is thermally grown at a temperature of 1000 ° - 1050 ° C. which ensures that this second oxide layer has a substantially uniform thickness over both the polysilicon floating gate and the substrate.
  • a second gate layer of either polysilicon or a polysilicon/silicide sandwich, is deposited and selectively removed with the second oxide layer to define gates 95 and 97 for peripheral devices, as well as a second polysilicon gate 99 that, along with floating gate 71, forms a memory cell 30. Sources and drains are then formed using the polysilicon gates of the particular device as a self- aligning mask.
  • the process concludes by defining a double layer of conductive lines in the following manner.
  • a boron/phosphorus-doped silica glass 121 covering is applied, contact holes 123 are etched, and the glass is heated to its flow temperature to round the corners of the contact holes.
  • a first layer of conductive lines 131 is then defined.
  • An insulative intermetal layer 133 is deposited, etched back and redeposited to form a substantially planar surface.
  • Via holes 135 are wet/dry etched and the second layer of conductive lines 137 is then defined.
  • a passivation layer 139 can be deposited over the second metal layer 137, or for single metal layer devices, over the first metal layer 131.
  • Coupling ratio of memory cell 30 is the ratio of a first capacitance (not shown) formed between control gate 99 and floating gate 71 of cell 30 over the sum of the first capacitance and a second capacitance (not shown) formed between floating gate 71 and p-substrate 40 of cell 30.
  • the first and second capacitances are in series; therefore, when the coupling ratio of memory cell 30 increases, with other factors being the same, the voltage drop between floating gate 71 and p-substrate 40 of cell 30 also increases. As a result, it is easier for electrons to tunnel through thin tunnel oxide layer 59 into floating gate 71. In other words, programming cell 30 becomes faster.
  • a first method is to increase the first capacitance formed between control gate 99 and floating gate 71 of cell 30. One way to do this is to increase the overlapping area between control gate 99 and floating gate 71 of cell 30.
  • a second method is to decrease the second capacitance formed between floating gate 71 and p-substrate 40 of cell 30. This can be done by reducing the overlapping area between floating gate 71 and p-substrate 40 of cell 30.
  • the dedicated tunnel oxide layer 59 should be thinner at only a small portion of the tunnel oxide region 130 to serve as a pathway for electrons to tunnel from p-substrate 40 into floating gate 71 and should be thicker at the rest of tunnel oxide region 59.
  • the non-volatile memory cell of the present invention has a small sidewall spacer electrically coupled and being located next to a main floating gate region. Both the small sidewall spacer and the main floating gate region are formed on a substrate and both form the floating gate of the non-volatile memory cell. Both are isolated electrically from the substrate by an oxide layer which is thinner between the small sidewall spacer and the substrate; and is thicker between the main floating gate region and the substrate.
  • the small sidewall spacer can be made narrow; therefore, the thin portion of the oxide layer can also be made small to create a small pathway for electrons to tunnel into the floating gate.
  • Fig. 1 is a sectional view of a typical EEPROM (Electrically Erasable Programmable Read Only Memory) of prior art .
  • EEPROM Electrically Erasable Programmable Read Only Memory
  • Figs. 2A-2J are cross-sectional views which illustrate the steps in manufacturing the self-aligned non-volatile memory cell of the present invention.
  • Fig. 21 shows the final memory cell structure.
  • Fig. 2J is a different cross-sectional view of Fig. 2H.
  • Fig. 3 is another preferred embodiment of the non-volatile memory cell of the present invention.
  • a nonvolatile memory cell 200 of the present invention as shown in Fig. 2H, can be well understood by going through the steps for fabricating the same.
  • the fabrication process of the non-volatile memory cell of the present invention starts with, for illustrative purposes, a p-type semiconductor substrate 204.
  • a silicon oxide (Si02) layer 208 is formed on substrate 204.
  • a first polysilicon (poly-1) layer 212 is deposited upon silicon oxide layer 208.
  • excessive portion of poly-1 layer 212 is etched away leaving only poly-1 region 212 as seen in Fig. 2A, which later serves as part of a floating gate 212, 239, 251 of memory cell
  • n+ regions 216 and 220 are implanted by ion bombardments.
  • Poly-1 region 212 may be used as a mask.
  • n+ regions 216 and 220 are self-aligned with the two opposing sides of poly- 1 region 212.
  • photoresist masks 224 are used in wet-etching away a portion of silicon oxide layer 208 to expose surface 228 of n+ region 216. Then, masks 224 are removed. With reference to Fig. 2C, a thin silicon oxide o layer 232, about 7 ⁇ A thick, is formed upon the structure, and covers completely the structure, including surface 228.
  • a second polysilicon (poly-2) layer 236 is deposited to blanket thin silicon oxide layer 232.
  • Poly-2 layer 236 is then dry-etched away leaving only a poly-2 sidewall spacer 239 surrounding poly-1 region 212 as seen in Fig. 2E.
  • the etching operation can be carried out using an anisotropic etching method. At this time, poly-2 sidewall spacer 239 and poly-1 region 212 are electrically separated by thin silicon oxide layer 232.
  • a second thin oxide o layer 242 is formed upon the structure, and completely covers the structure, including the sidewall spacer 239.
  • the second thin oxide layer serves to provide a new oxide layer on which to grow a subsequent polysilicon layer (poly-3) as will be described below. Forming the subsequent poly layer on the new oxide layer 242 is beneficial for reducing leakage currents and other issues associated with forming a poly layer on a surface that has been heavily oxidized.
  • photoresist masks 245 are used in wet-etching away a portion of thin silicon oxide layers 232 and 242 to expose a surface 248 on top of poly-1 region 212. Then, masks 245 are removed.
  • a third polysilicon (poly-3) layer 251 is deposited to blanket the entire structure.
  • This thin poly-3 layer 251 has electrical contact with poly-1 region 212 via surface 248.
  • the excessive portion of poly-3 layer 251 is then dry-etched away leaving only the necessary portion 251 as seen in Fig. 2H.
  • the structure in Fig. 2H is also seen in Fig. 2J from a different cross-sectional view, indicated by the cut 2J-2J in Fig. 2H and by the cut 2H-2H in Fig. 2J.
  • an insulating ONO (Oxide/Nitride/Oxide) layer 254 is deposited to blanket the structure. Then, masks are used to remove the excessive portion of insulating ONO layer 254 to the left.
  • a fourth polysilicon (poly-4) layer 257 is deposited to blanket the entire structure. Then, masks are used to remove excessive portion on both sides of the poly-4 layer 257 as seen in Fig. 21.
  • the structure of insulating ONO layer 254 and poly-4 layer 257 and the method of fabricating the same are well known in the art, and therefore are not discussed in detail here .
  • the final structure is a non- volatile memory cell 200.
  • Poly-1 region 212, poly-2 sidewall spacer 239, and poly-3 layer 251 form a floating gate 212, 239, 251 of memory cell 200.
  • Poly-4 layer 257 forms a control gate 257 of memory cell 200.
  • Floating gate 212, 239, 251 and control gate 257, separated from each other by insulating ONO layer 254 form a first parallel-plate capacitor (not shown).
  • Floating gate 212, 239, 251 and substrate 204 forms a second parallel-plate capacitor (not shown) .
  • the first and second parallel- plate capacitors are in series.
  • the insulating layer between the two parallel plates of the second parallel- plate capacitor has two insulating portions.
  • a first insulating portion 260 is thin and is formed by thin silicon oxide layers 232 and 242.
  • First insulating portion 260 extends from the leftmost edge of poly-3 layer 251 to the rightmost edge of poly-2 sidewall spacer
  • a second insulating portion 263 of silicon oxide layer 208 that lies under poly-1 region 212 is substantially thicker than first insulating portion 260.
  • both insulating portions 260 and 263 should be thick to keep low the capacitance of the second parallel-plate capacitor so as to keep high the coupling ratio of cell 200.
  • such a high coupling ratio would not make programming the cell easier because although most of voltage difference between control gate 257 and drain 216 would appear between floating gate 212, 239, 251 and drain 216 due to the high coupling ratio, it would still be difficult for electrons to tunnel through the thick insulating portions 260 and 263.
  • Memory cell 200 of the present invention solves this problem by making insulating portion 260 thin and small.
  • insulating portion 260 becomes a pathway (or tunneling oxide region) for electrons to tunnel from drain 216 into poly-2 sidewall spacer 239 which is part of floating gate 212, 239, 251 to program memory cell 200.
  • Making insulating portion 260 thin increases the capacitance of the second parallel-plate capacitor.
  • the increase of capacitance of the second parallel-plate capacitor is much less than if both insulating portions 260 & 263 are made thin to let electrons to tunnel into floating gate 212, 239, 251. As a result, this makes it easier for electrons to tunnel from drain 216 through thin insulating portion 260 into poly-2 sidewall spacer 239 which is part of floating gate 212, 239, 251 so as to program memory cell 200.
  • Programming memory cell 200 can be done by applying a high voltage (e.g., 12V- 15V) to control gate 257, a ground potential to drain 216 and source 220. Electrons will tunnel through thin insulating portion 260 into poly-2 sidewall spacer 239 which is part of floating gate 212, 239, 251 under Fowler-Nordheim tunneling effect. The electrons trapped in floating gate 212, 239, 251 increases the threshold voltage of memory cell 200 such that there is no conducting channel between drain 216 and source 220 in read mode. In other words, a programmed cell 200 represents a logic 0.
  • a high voltage e.g. 12V- 15V
  • An unprogrammed cell 200 having no trapped electrons in its floating gate 212, 239, 251 has a normal threshold voltage.
  • a conducting channel forms under insulating portion 263 between drain 216 and source 220.
  • an unprogrammed cell 200 represents a logic 1.
  • the voltage applying to control gate 257 of memory cell 200 with respect to source 220 must be higher than the normal threshold voltage of an unprogrammed cell but must be lower than the increased threshold voltage of a programmed cell.
  • selected programmed cells 200 do not conduct and selected unprogrammed cells 200 conducts.
  • Erasing a programmed memory cell 200 can be done by applying a high voltage (e.g., 12V) to drain 216, a ground potential to both control gate 257 and source 220. Trapped electrons in floating gate 212, 239, 251 tunnels through thin insulating portion 260 to drain 216. Thereby, the cell becomes unprogrammed.
  • a high voltage e.g. 12V
  • FIG. 3 Another embodiment is shown in which memory cell 300 is the same as memory cell 200 of Fig. 21, except that thin silicon oxide layer 232 is removed completely from the top of poly-1 region 212 by using a chemical-mechanical polishing (CMP) process to expose surface 248 of poly-1 region 212.
  • CMP chemical-mechanical polishing
  • poly-3 layer 251, insulating ONO layer 254, and poly-4 layer 257 are in turn formed on the structure as in the case of memory cell 200 of Fig. 2H.
  • the non-volatile memory cell of the present invention also comprises a select transistor which is well known in the art and therefore is not discussed in here .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

Disclosed is a self-aligned non-volatile memory cell (200) comprising a small sidewall spacer (239) electrically coupled and being located next to a main floating gate region (212). Both the small sidewall spacer and the main floating gate region are formed on a substrate (204) and both form the floating gate of the non-volatile memory cell. Both are isolated electrically from the substrate by oxide layers (208, 232, 242) which are thinner (260; 232, 242) between the small sidewall spacer and the substrate; and is thicker (263; 208) between the main floating gate region and the substrate. The small sidewall spacer can be made small; therefore, the thin oxide layer area can also be made small to create a small pathway for electrons to tunnel into the floating gate.

Description

Description
METHOD OF FABRICATING A SELF-ALIGNED NON-VOLATILE MEMORY CELL
TECHNICAL FIELD
The invention relates to self-aligned nonvolatile memory cells, and more particularly to a self- aligned non-volatile memory cell that has a high capacitive coupling ratio and has a thin and small tunneling oxide region.
BACKGROUND ART
Fig. 1 shows a sectional view of an EEPROM 100 (Electrically Erasable Programmable Read Only Memory) as depicted in Fig. 18 of U.S. Patent No. 4,833,096 which is assigned to the same assignee as the present invention. With reference to Fig. 1 of the present application, a deep n-well 23 is formed inside a p-type substrate 40, and N-channel and memory cell devices are defined. N- channel stops and field oxide are formed around the device areas. Channel stops and field oxide are formed by thermally growing a thin oxide layer, depositing a o
1000-2500A thick nitride layer and removing the nitride from non-device areas, implanting boron ions around the
N-well and N-channel device areas, then driving in the boron and thermally growing oxide in the non-device areas not covered by nitride.
The process continues by implanting a first species of N-type impurity in a portion of the memory cell device area, thermally growing a first oxide layer 59, defining a window therein over the impurity implant, implanting a second species of N-type impurity into the window hole, and regrowing a thick oxide layer in the o window. Next, a 2500-3400A thick polycrystalline silicon ( "polysilicon") layer is deposited, and removed with the first oxide layer to form the floating gate 71. A second oxide layer is thermally grown at a temperature of 1000°- 1050° C. which ensures that this second oxide layer has a substantially uniform thickness over both the polysilicon floating gate and the substrate. After adjusting the threshold of any enhancement devices, a second gate layer, of either polysilicon or a polysilicon/silicide sandwich, is deposited and selectively removed with the second oxide layer to define gates 95 and 97 for peripheral devices, as well as a second polysilicon gate 99 that, along with floating gate 71, forms a memory cell 30. Sources and drains are then formed using the polysilicon gates of the particular device as a self- aligning mask.
The process concludes by defining a double layer of conductive lines in the following manner. First, a boron/phosphorus-doped silica glass 121 covering is applied, contact holes 123 are etched, and the glass is heated to its flow temperature to round the corners of the contact holes. A first layer of conductive lines 131 is then defined. An insulative intermetal layer 133 is deposited, etched back and redeposited to form a substantially planar surface. Via holes 135 are wet/dry etched and the second layer of conductive lines 137 is then defined. A passivation layer 139 can be deposited over the second metal layer 137, or for single metal layer devices, over the first metal layer 131.
EEPROM 100 can program/erase faster if its coupling ratio can be made higher. Coupling ratio of memory cell 30 (and also of EEPROM 100) is the ratio of a first capacitance (not shown) formed between control gate 99 and floating gate 71 of cell 30 over the sum of the first capacitance and a second capacitance (not shown) formed between floating gate 71 and p-substrate 40 of cell 30. The first and second capacitances are in series; therefore, when the coupling ratio of memory cell 30 increases, with other factors being the same, the voltage drop between floating gate 71 and p-substrate 40 of cell 30 also increases. As a result, it is easier for electrons to tunnel through thin tunnel oxide layer 59 into floating gate 71. In other words, programming cell 30 becomes faster.
There are at least two methods to increase the coupling ratio of memory cell 30. A first method is to increase the first capacitance formed between control gate 99 and floating gate 71 of cell 30. One way to do this is to increase the overlapping area between control gate 99 and floating gate 71 of cell 30. A second method is to decrease the second capacitance formed between floating gate 71 and p-substrate 40 of cell 30. This can be done by reducing the overlapping area between floating gate 71 and p-substrate 40 of cell 30. It should be noted that although increasing the thickness of a dedicated tunnel oxide region 59 between floating gate 71 and p-substrate 40 of cell 30 would decrease the second capacitance and hence increase the coupling ratio, that would also make it much harder for electrons to tunnel through the tunnel oxide region 59. Therefore, as a compromise, the dedicated tunnel oxide layer 59 should be thinner at only a small portion of the tunnel oxide region 130 to serve as a pathway for electrons to tunnel from p-substrate 40 into floating gate 71 and should be thicker at the rest of tunnel oxide region 59.
However, there is still room for improvement using the second method mentioned above. It is the object of the present invention to improve upon the prior art method of decreasing the second capacitance formed between the floating gate and the p-well or p-substrate, by providing a method of forming a memory cell in which the tunnel oxide region is thinner at a small portion in order to create a pathway for electrons to tunnel into the floating gate, while having the tunnel oxide region remain thicker at other places.
SUMMARY OF THE INVENTION
The non-volatile memory cell of the present invention has a small sidewall spacer electrically coupled and being located next to a main floating gate region. Both the small sidewall spacer and the main floating gate region are formed on a substrate and both form the floating gate of the non-volatile memory cell. Both are isolated electrically from the substrate by an oxide layer which is thinner between the small sidewall spacer and the substrate; and is thicker between the main floating gate region and the substrate. The small sidewall spacer can be made narrow; therefore, the thin portion of the oxide layer can also be made small to create a small pathway for electrons to tunnel into the floating gate.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a sectional view of a typical EEPROM (Electrically Erasable Programmable Read Only Memory) of prior art .
Figs. 2A-2J are cross-sectional views which illustrate the steps in manufacturing the self-aligned non-volatile memory cell of the present invention. Fig. 21 shows the final memory cell structure. Fig. 2J is a different cross-sectional view of Fig. 2H.
Fig. 3 is another preferred embodiment of the non-volatile memory cell of the present invention. BEST MODE FOR CARRYING OUT THE INVENTION
The final structure and operation of a nonvolatile memory cell 200 of the present invention, as shown in Fig. 2H, can be well understood by going through the steps for fabricating the same. With reference to Fig. 2A, the fabrication process of the non-volatile memory cell of the present invention starts with, for illustrative purposes, a p-type semiconductor substrate 204. A silicon oxide (Si02) layer 208, about 300A o (lA=10~10m) thick, is formed on substrate 204. In the next step, a first polysilicon (poly-1) layer 212 is deposited upon silicon oxide layer 208. Then, excessive portion of poly-1 layer 212 is etched away leaving only poly-1 region 212 as seen in Fig. 2A, which later serves as part of a floating gate 212, 239, 251 of memory cell
200 in Fig. 2H. In the next step, n+ regions 216 and 220 are implanted by ion bombardments. Poly-1 region 212 may be used as a mask. In other words, n+ regions 216 and 220 are self-aligned with the two opposing sides of poly- 1 region 212.
With reference to Fig. 2B, photoresist masks 224 are used in wet-etching away a portion of silicon oxide layer 208 to expose surface 228 of n+ region 216. Then, masks 224 are removed. With reference to Fig. 2C, a thin silicon oxide o layer 232, about 7θA thick, is formed upon the structure, and covers completely the structure, including surface 228.
With reference to Fig. 2D, a second polysilicon (poly-2) layer 236 is deposited to blanket thin silicon oxide layer 232. Poly-2 layer 236 is then dry-etched away leaving only a poly-2 sidewall spacer 239 surrounding poly-1 region 212 as seen in Fig. 2E. The etching operation can be carried out using an anisotropic etching method. At this time, poly-2 sidewall spacer 239 and poly-1 region 212 are electrically separated by thin silicon oxide layer 232.
With reference to Fig. 2F, a second thin oxide o layer 242, about 70A thick, is formed upon the structure, and completely covers the structure, including the sidewall spacer 239. The second thin oxide layer serves to provide a new oxide layer on which to grow a subsequent polysilicon layer (poly-3) as will be described below. Forming the subsequent poly layer on the new oxide layer 242 is beneficial for reducing leakage currents and other issues associated with forming a poly layer on a surface that has been heavily oxidized.
With reference to Fig. 2G, photoresist masks 245 are used in wet-etching away a portion of thin silicon oxide layers 232 and 242 to expose a surface 248 on top of poly-1 region 212. Then, masks 245 are removed.
With reference to Fig. 2H, a third polysilicon (poly-3) layer 251 is deposited to blanket the entire structure. This thin poly-3 layer 251 has electrical contact with poly-1 region 212 via surface 248. The excessive portion of poly-3 layer 251 is then dry-etched away leaving only the necessary portion 251 as seen in Fig. 2H. The structure in Fig. 2H is also seen in Fig. 2J from a different cross-sectional view, indicated by the cut 2J-2J in Fig. 2H and by the cut 2H-2H in Fig. 2J.
With reference to Fig. 21, an insulating ONO (Oxide/Nitride/Oxide) layer 254 is deposited to blanket the structure. Then, masks are used to remove the excessive portion of insulating ONO layer 254 to the left. In the next step, a fourth polysilicon (poly-4) layer 257 is deposited to blanket the entire structure. Then, masks are used to remove excessive portion on both sides of the poly-4 layer 257 as seen in Fig. 21. The structure of insulating ONO layer 254 and poly-4 layer 257 and the method of fabricating the same are well known in the art, and therefore are not discussed in detail here .
The final structure, seen in Fig. 21, is a non- volatile memory cell 200. Poly-1 region 212, poly-2 sidewall spacer 239, and poly-3 layer 251 form a floating gate 212, 239, 251 of memory cell 200. Poly-4 layer 257 forms a control gate 257 of memory cell 200. Floating gate 212, 239, 251 and control gate 257, separated from each other by insulating ONO layer 254 form a first parallel-plate capacitor (not shown). Floating gate 212, 239, 251 and substrate 204 forms a second parallel-plate capacitor (not shown) . The first and second parallel- plate capacitors are in series. The insulating layer between the two parallel plates of the second parallel- plate capacitor has two insulating portions. A first insulating portion 260 is thin and is formed by thin silicon oxide layers 232 and 242. First insulating portion 260 extends from the leftmost edge of poly-3 layer 251 to the rightmost edge of poly-2 sidewall spacer
239. A second insulating portion 263 of silicon oxide layer 208 that lies under poly-1 region 212 is substantially thicker than first insulating portion 260. At a first look, both insulating portions 260 and 263 should be thick to keep low the capacitance of the second parallel-plate capacitor so as to keep high the coupling ratio of cell 200. However, such a high coupling ratio would not make programming the cell easier because although most of voltage difference between control gate 257 and drain 216 would appear between floating gate 212, 239, 251 and drain 216 due to the high coupling ratio, it would still be difficult for electrons to tunnel through the thick insulating portions 260 and 263. Memory cell 200 of the present invention solves this problem by making insulating portion 260 thin and small. As a result, insulating portion 260 becomes a pathway (or tunneling oxide region) for electrons to tunnel from drain 216 into poly-2 sidewall spacer 239 which is part of floating gate 212, 239, 251 to program memory cell 200. Making insulating portion 260 thin increases the capacitance of the second parallel-plate capacitor. However, because insulating portion 260 is small in area compared with insulating portion 263, the increase of capacitance of the second parallel-plate capacitor is much less than if both insulating portions 260 & 263 are made thin to let electrons to tunnel into floating gate 212, 239, 251. As a result, this makes it easier for electrons to tunnel from drain 216 through thin insulating portion 260 into poly-2 sidewall spacer 239 which is part of floating gate 212, 239, 251 so as to program memory cell 200.
Programming memory cell 200 can be done by applying a high voltage (e.g., 12V- 15V) to control gate 257, a ground potential to drain 216 and source 220. Electrons will tunnel through thin insulating portion 260 into poly-2 sidewall spacer 239 which is part of floating gate 212, 239, 251 under Fowler-Nordheim tunneling effect. The electrons trapped in floating gate 212, 239, 251 increases the threshold voltage of memory cell 200 such that there is no conducting channel between drain 216 and source 220 in read mode. In other words, a programmed cell 200 represents a logic 0.
An unprogrammed cell 200 having no trapped electrons in its floating gate 212, 239, 251 has a normal threshold voltage. In read mode, for an unprogrammed cell 200, a conducting channel forms under insulating portion 263 between drain 216 and source 220. In other words, an unprogrammed cell 200 represents a logic 1. During read mode, the voltage applying to control gate 257 of memory cell 200 with respect to source 220 must be higher than the normal threshold voltage of an unprogrammed cell but must be lower than the increased threshold voltage of a programmed cell. As a result, during read mode, selected programmed cells 200 do not conduct and selected unprogrammed cells 200 conducts. Erasing a programmed memory cell 200 can be done by applying a high voltage (e.g., 12V) to drain 216, a ground potential to both control gate 257 and source 220. Trapped electrons in floating gate 212, 239, 251 tunnels through thin insulating portion 260 to drain 216. Thereby, the cell becomes unprogrammed.
With reference to Fig. 3, another embodiment is shown in which memory cell 300 is the same as memory cell 200 of Fig. 21, except that thin silicon oxide layer 232 is removed completely from the top of poly-1 region 212 by using a chemical-mechanical polishing (CMP) process to expose surface 248 of poly-1 region 212. After that, poly-3 layer 251, insulating ONO layer 254, and poly-4 layer 257 are in turn formed on the structure as in the case of memory cell 200 of Fig. 2H.
The non-volatile memory cell of the present invention also comprises a select transistor which is well known in the art and therefore is not discussed in here .

Claims

Claims
1. ' A method of fabricating a self-aligned non-volatile memory cell on a semiconductor substrate, said method comprising the steps of: forming a first insulating layer over said substrate; forming a main floating gate region on said first insulating layer; modifying a first portion of said first insulating layer next to a side of said main floating gate region to form a thin insulating region, said thin insulating region being thinner than a second portion of said first insulating layer under said main floating gate region; forming a small sidewall spacer over said thin insulating region; forming a second insulating layer over said first insulating layer and over said small sidewall spacer; removing a portion of said second insulating layer and said thin insulating region over said main floating gate region to expose a surface on top of said main floating gate region; forming a thin connecting layer over and in physical contact with both said small sidewall spacer and said main floating gate region, said thin connecting layer contacting said main floating gate region via said surface, whereby said small sidewall spacer is electrically connected to said main floating gate region, and whereby said main floating gate region, said small sidewall spacer and said thin connecting layer form a floating gate of said non-volatile memory cell; forming a third insulating layer over at least said floating gate; and forming a control gate over said second insulating layer and above at least said floating gate.
2. The method of claim 1 wherein modifying a first portion of said first insulating layer comprises the steps of : removing said first portion of said first insulating layer; and forming said thin insulating region where said first portion of said first insulating layer once was.
3. The method of claim 2 wherein forming a small sidewall spacer comprises the steps of: forming a conducting layer over at least said thin insulating region; and etching said conducting layer to form said small sidewall spacer.
4. The method of claim 3 wherein said etching conducting layer comprises anisotropically etching.
5. The method of claim 1 wherein forming said thin insulating region comprises the step of forming a thin insulating layer at least over the place where said first portion of said first insulating layer once was and over said main floating gate region.
6. The method of claim 5 wherein forming a small sidewall spacer comprises the steps of: forming a conducting layer over at least said thin insulating region; and etching said conducting layer to form said small sidewall spacer.
7. The method of claim 6 wherein etching said conducting layer comprises anisotropically etching.
8. The method of claim 7 wherein forming a third insulating layer comprises forming an Oxide/Nitride/Oxide (ONO) layer.
9. The method of claim 1 wherein forming a small sidewall spacer comprises the steps of: forming a conducting layer over at least said thin insulating region; and etching said conducting layer to form said small sidewall spacer.
10. The method of claim 9 wherein etching said conducting layer comprises anisotropically etching.
11. The method of claim 1 wherein removing a portion of said thin insulating layer over said main floating gate region comprises using photoresist masks and wet-etch to help remove said portion of said thin insulating layer.
12. The method of claim 1 wherein removing a portion of said thin insulating layer over said main floating gate region comprises using a chemical mechanical polishing process to remove said portion of said thin insulating layer.
PCT/US2003/024106 2002-09-06 2003-07-31 Method of fabricating a self-aligned non-volatile memory cell WO2004023543A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
AU2003269929A AU2003269929A1 (en) 2002-09-06 2003-07-31 Method of fabricating a self-aligned non-volatile memory cell
JP2004534260A JP2005538549A (en) 2002-09-06 2003-07-31 Method for manufacturing self-aligned nonvolatile memory cell
EP03751819A EP1552549A4 (en) 2002-09-06 2003-07-31 Method of fabricating a self-aligned non-volatile memory cell
CA002494527A CA2494527A1 (en) 2002-09-06 2003-07-31 Method of fabricating a self-aligned non-volatile memory cell
NO20051713A NO20051713L (en) 2002-09-06 2005-04-06 Process for fabricating a self-adjusting non-volatile memory cell

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/236,670 US6624029B2 (en) 2000-11-30 2002-09-06 Method of fabricating a self-aligned non-volatile memory cell
US10/236,670 2002-09-06

Publications (1)

Publication Number Publication Date
WO2004023543A1 true WO2004023543A1 (en) 2004-03-18

Family

ID=31977662

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/024106 WO2004023543A1 (en) 2002-09-06 2003-07-31 Method of fabricating a self-aligned non-volatile memory cell

Country Status (10)

Country Link
US (1) US6624029B2 (en)
EP (1) EP1552549A4 (en)
JP (1) JP2005538549A (en)
KR (1) KR20050035876A (en)
CN (1) CN1682361A (en)
AU (1) AU2003269929A1 (en)
CA (1) CA2494527A1 (en)
NO (1) NO20051713L (en)
TW (1) TWI236734B (en)
WO (1) WO2004023543A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6831325B2 (en) * 2002-12-20 2004-12-14 Atmel Corporation Multi-level memory cell with lateral floating spacers
US6878986B2 (en) * 2003-03-31 2005-04-12 Taiwan Semiconductor Manufacturing Co., Ltd. Embedded flash memory cell having improved programming and erasing efficiency
US20050239250A1 (en) * 2003-08-11 2005-10-27 Bohumil Lojek Ultra dense non-volatile memory array
US7154779B2 (en) * 2004-01-21 2006-12-26 Sandisk Corporation Non-volatile memory cell using high-k material inter-gate programming
US7476926B2 (en) * 2005-01-06 2009-01-13 International Business Machines Corporation Eraseable nonvolatile memory with sidewall storage
US8099783B2 (en) * 2005-05-06 2012-01-17 Atmel Corporation Security method for data protection
US20080119022A1 (en) * 2006-11-22 2008-05-22 Atmel Corporation Method of making eeprom transistors
US8642441B1 (en) 2006-12-15 2014-02-04 Spansion Llc Self-aligned STI with single poly for manufacturing a flash memory device
US9318337B2 (en) * 2013-09-17 2016-04-19 Texas Instruments Incorporated Three dimensional three semiconductor high-voltage capacitors

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6124170A (en) * 1996-04-12 2000-09-26 Lg Semicon Co., Ltd. Method for making flash memory

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833096A (en) 1988-01-19 1989-05-23 Atmel Corporation EEPROM fabrication process
US5021848A (en) 1990-03-13 1991-06-04 Chiu Te Long Electrically-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area and the method of fabricating thereof
US5108939A (en) * 1990-10-16 1992-04-28 National Semiconductor Corp. Method of making a non-volatile memory cell utilizing polycrystalline silicon spacer tunnel region
US5618742A (en) 1992-01-22 1997-04-08 Macronix Internatioal, Ltd. Method of making flash EPROM with conductive sidewall spacer contacting floating gate
US5477068A (en) 1992-03-18 1995-12-19 Rohm Co., Ltd. Nonvolatile semiconductor memory device
US5640031A (en) 1993-09-30 1997-06-17 Keshtbod; Parviz Spacer flash cell process
US5479368A (en) 1993-09-30 1995-12-26 Cirrus Logic, Inc. Spacer flash cell device with vertically oriented floating gate
JP3403877B2 (en) 1995-10-25 2003-05-06 三菱電機株式会社 Semiconductor memory device and manufacturing method thereof
DE19638969C2 (en) 1996-09-23 2002-05-16 Mosel Vitelic Inc EEPROM with a polydistance floating gate and process for its production
US5963806A (en) 1996-12-09 1999-10-05 Mosel Vitelic, Inc. Method of forming memory cell with built-in erasure feature
JP3183396B2 (en) 1997-11-20 2001-07-09 日本電気株式会社 Nonvolatile semiconductor memory device and method of manufacturing the same
JPH11186416A (en) 1997-12-19 1999-07-09 Rohm Co Ltd Non-volatile semiconductor storage device and its manufacture
US5972752A (en) 1997-12-29 1999-10-26 United Semiconductor Corp. Method of manufacturing a flash memory cell having a tunnel oxide with a long narrow top profile
US6043530A (en) 1998-04-15 2000-03-28 Chang; Ming-Bing Flash EEPROM device employing polysilicon sidewall spacer as an erase gate
US6074914A (en) 1998-10-30 2000-06-13 Halo Lsi Design & Device Technology, Inc. Integration method for sidewall split gate flash transistor
US6479351B1 (en) * 2000-11-30 2002-11-12 Atmel Corporation Method of fabricating a self-aligned non-volatile memory cell

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6124170A (en) * 1996-04-12 2000-09-26 Lg Semicon Co., Ltd. Method for making flash memory

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device
US9030877B2 (en) 2007-08-30 2015-05-12 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

Also Published As

Publication number Publication date
EP1552549A4 (en) 2008-06-04
EP1552549A1 (en) 2005-07-13
TW200406890A (en) 2004-05-01
JP2005538549A (en) 2005-12-15
US20030013255A1 (en) 2003-01-16
NO20051713L (en) 2005-05-19
TWI236734B (en) 2005-07-21
AU2003269929A1 (en) 2004-03-29
US6624029B2 (en) 2003-09-23
KR20050035876A (en) 2005-04-19
CN1682361A (en) 2005-10-12
CA2494527A1 (en) 2004-03-18

Similar Documents

Publication Publication Date Title
USRE40486E1 (en) Self-aligned non-volatile memory cell
US5966603A (en) NROM fabrication method with a periphery portion
US6764905B2 (en) Method of manufacturing a scalable flash EEPROM memory cell with floating gate spacer wrapped by control gate
US20070066004A1 (en) Semiconductor device and its manufacture method
US6770934B1 (en) Flash memory device structure and manufacturing method thereof
US20070215940A1 (en) Vertical semiconductor device
US20050250335A1 (en) [method of fabricating flash memory cell]
JP2003203999A (en) Nonvolatile semiconductor storage device and its manufacturing method
TW201929197A (en) Method of manufacturing a split-gate flash memory cell with erase gate
EP1506573B1 (en) Manufacturing method for ultra small thin windows in floating gate transistors
US6624029B2 (en) Method of fabricating a self-aligned non-volatile memory cell
JP4606580B2 (en) Formation of control gate and floating gate of semiconductor non-volatile memory
KR0183484B1 (en) Method of making nonvolatile semiconductor device having sidewall split gate for compensating for over-erasing operation
US20070001216A1 (en) Flash memory device having intergate plug
US7190019B2 (en) Integrated circuits with openings that allow electrical contact to conductive features having self-aligned edges
US6878986B2 (en) Embedded flash memory cell having improved programming and erasing efficiency
JP2003037250A (en) Manufacturing method of semiconductor memory
JP2000195972A (en) Nonvolatine semiconductor storage device and its manufacture
JPH11354759A (en) Semiconductor memory and its fabrication
KR20050112990A (en) Method of manufacturing nand flash memory device
KR20050112992A (en) Method of manufacturing nand flash memory device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003751819

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2494527

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 1020057002002

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2004534260

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20038212005

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020057002002

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003751819

Country of ref document: EP