WO2004015670A1 - Driving of a liquid crystal display - Google Patents

Driving of a liquid crystal display Download PDF

Info

Publication number
WO2004015670A1
WO2004015670A1 PCT/IB2003/002903 IB0302903W WO2004015670A1 WO 2004015670 A1 WO2004015670 A1 WO 2004015670A1 IB 0302903 W IB0302903 W IB 0302903W WO 2004015670 A1 WO2004015670 A1 WO 2004015670A1
Authority
WO
WIPO (PCT)
Prior art keywords
display
drive voltage
display cells
voltage level
transmission
Prior art date
Application number
PCT/IB2003/002903
Other languages
French (fr)
Inventor
Coen A. Verschuren
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to AU2003244951A priority Critical patent/AU2003244951A1/en
Publication of WO2004015670A1 publication Critical patent/WO2004015670A1/en

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/021Power management, e.g. power saving

Definitions

  • the invention relates to a driver circuit for driving a LCD display, a method of driving a LCD display, and to a display apparatus comprising such a driver circuit.
  • JP-A-04050997 discloses a liquid crystal display control circuit which reduces the electric power consumption of the liquid crystal display in a standby state.
  • a low frequent oscillator is used to AC-drive the liquid crystal display at a frequency which is low with respect to a frequency used during normal operation.
  • a first aspect of the invention provides a driver circuit for driving a LCD display as claimed in claim 1.
  • a second aspect of the invention provides a method of driving a LCD display as claimed in claim 5.
  • a third aspect of the invention provides a display apparatus comprising a driver circuit for driving a LCD display as claimed in claim 6.
  • Advantageous embodiments are defined in the dependent claims.
  • the LCD display has a matrix of display cells which have a transmission characteristic changing from minimum transmission at a first voltage level across the display cells to a maximum transmission at a second voltage level across the display cells.
  • the driver circuit comprises a drive voltage circuit which supplies a drive voltage across the display cells having two drive voltage values only, a first drive voltage -value is selected to obtain a minimum transmission, and a second drive voltage value is selected to obtain a maximum transmission. A difference between trie first drive voltage value and the second drive voltage is larger than a difference between the first voltage level and the second voltage level.
  • the drive voltage has two levels only. Consequently, in a color display this means that only 8 colors can be displayed.
  • the two levels of the drive voltage are selected to overdrive the display cells.
  • the drive voltage which causes the minimum transmission is selected such that the drive voltage is allowed to change in a predetermined voltage range towards the maximum transmission without substantially changing the minimum transmission of the display cells.
  • the drive voltag;e which causes the maximum transmission is selected such that trie drive voltage is allowed to change in a predetermined voltage range towards the minimum transmission without substantially changing the maximum transmission of the display cells.
  • the transmission of the display cells stays substantially at the maximum tran-smission.
  • the display cells As the display cells are addressed once in an addressing period of ttie total display to receive an appropriate drive voltage, the display cells have to store the appropriate drive voltage during the addressing period.
  • the display cells are not completely isolated outside the addressing period, thus, some charge stored in the display cells will leak away and the voltage across the cell changes.
  • the changing voltage causes a change in the transmission.
  • the difference in transmission of the display cells at the instant they are addressed and at the end of the addressing period (usually a field period) may cause flicker. The flicker will be more visible the longer the addressing period lasts because the difference in transmission becomes larger.
  • human vis ⁇ al perception is more sensitive to lower frequencies.
  • the overdriving of the display cells allows an amount of leakage o charge to occur without substantially affecting the transmission of the display cells. Consequently, the flicker will become substantially less for a same addressing period, or a longer ad ⁇ iressing period (or a lower refresh rate) is allowed before the flicker becomes annoyingly "visible.
  • the advantage of a long addressing period is that the charging or de-charging of the display cells has to occur less often and thus the dissipation in the LCD display decreases.
  • the overdriving of the display cells enables to decrease the refresh rate without observing an annoying flicker.
  • the LCD display is driven, in a known line inversion mode.
  • overdriving due to the low leakage very low refresh rates are possible without an annoyingly visible line flicker.
  • the low refresh rate during the low power mode of the LCD display is obtained by skipping fields. For example, onhy once in ten fields, an addressing of the display cells is performed. During the other fields, the LCD display is not addressed and the power consumption is "very low.
  • the skipping of complete fields is simple as the usual way of addressing can be used in the non-skipped fields.
  • the field is the period in time the complete picture to be displayed is supplied to the LCD display. If an interlaced display is required, the field period may alternatively either compxrise the odd or the even rows of the picture.
  • the LCD display is driven in a known frame inversion mode.
  • Fig. 1 shows a block diagram of a LCD apparatus in accordance with the invention
  • Fig. 2 shows a transmission characteristic of a LCL cell
  • Figs. 3 show waveforms for elucidating the operation of the LCD apparatms of Fig. 1.
  • Fig. 1 shows a block diagram of a LCD apparatus in accordance with the invention.
  • the LCD apparatus comprises a matrix of liquid crystal cells 100 which are associated with intersections of data electrodes 10 and select electrodes 11.
  • a data driver 3 receives input data DA, for example a digital video signal, and supplies data voltages NDi (ND1 to VDm) to the data electrodes 10.
  • a select driver 2 supplies select pulses NSj (NS1 to VSn) to the select electrodes 11.
  • a controller circuit 4 receives horizontal synchronization pulses HSY and. vertical synchronization pulses NSY belonging to the video signal DA, and supplies the timing information CS2 to the data driver 3, and the timing information CSl to the select driver 2.
  • the controller circuit 4 controls the select driver 2 to successively select the select electrodes 11 during a field period TF (shown in Fig. 3) between two consecutive vertical synchronization pulses NSY. Usually, one of the select electrodes 11 is selected during at. line period occurring between two consecutive horizontal synchronization pulses HSY.
  • the controller circuit 4 further controls the data driver 3 to supply the data voltages NDi to the display cells 100 associated with the selected select electrode 11.
  • the controller circuit 4 comprises a timer 40 which receives the vertical synchronization signal NSY to control the select driver 2 and the data driver- 3 to address the LCD display 1 only once out of an integer number of fields. For example, trie data in the LCD cells 100 is refreshed every tenth field. For an input video with a field repetition frequency of 50Hz, this causes a refresh of the data in the LCD cells at a refresh frequency of 5Hz. If this low refresh rate is combined with the known line inversion drive wherein the voltage across the LCD cells 100 changes polarity in successive lines, and is combined with the overdriving in accordance with the invention, the flicker is not annoyingly visible.
  • the video processor 5 receives a composite video signal DI, and supplies the input data DA, the horizontal synchronization signal HSY and the vertical synchronization signal NSY.
  • the video processor 5 may receive separate video data and synchronization signals.
  • Fig. 2 shows a transmission characteristic TC of a display cell 100.
  • the amount of transmission TR is denoted along the vertical axis as a percentage.
  • the horizontal axis denotes the voltage NDC across the display cell 100.
  • the transmission characteristic TR is symmetrical with respect to the voltage NDC across the display cell 100.
  • the same transmission TR occurs independent on the polarity of the voltage NDC.
  • the display cell has a full transmission if the absolute voltage across the display cell 100 is lower than the second voltage level NL2.
  • a zero transmission occurs if the absolute voltage across the display cell 100 is larger than the first voltage level NL1.
  • DI1 the difference between the first voltage level NL1 ⁇ and the second voltage level NL2 is denoted by DI1.
  • DI1 a normally-white LCD
  • a normally- black LCD can be used.
  • the overdriving is obtained by selecting a first drive voltage NDR1 which has an absolute value larger than the absolute value of the first voltage level VLl, and by selecting a second drive voltage NDR2 which has an absolute value smaller- than the absolute value of the second voltage level NL2.
  • DI2 The difference between the first drive voltage NDR1 and the second drive voltage NDR2 is denoted by DI2.
  • a display cell 100 in which the first drive voltage NDR1 is stored will keep the minimum transmission until the voltage drops below the first voltage level VLL .
  • a display cell 100 in which the first drive voltage NDR2 is stored will keep the maximum transmission until the voltage rises above the second voltage level NL2.
  • the drive voltages are in the range from NL1 to NL2 to be able to display multiple colors with an optimal linearity.
  • the drive voltage has one of the two extreme values NDR1 or NDR2.
  • In a LCD display with display cells 100 associated with three primary colors (usually Red, Green, and Blue) only 8 colors can be produced.
  • the charge in the display cells 1 00 may leak much more before the transmission TR starts changing substantially. Consequently, a same amount of flicker as in the prior art will occur at a much lower refresh rate.
  • Figs. 3 show waveforms for elucidating the operation of the LCD apparatus of Fig. 1.
  • Fig. 3 A shows the select voltages NS1, NS2, ..., VSn during a normal operating condition of the LCD apparatus, wherein the refresh period TR1 is equal to the field period TF .
  • Fig. 3B shows the select voltages VS1, VS2, ..., VSn d ⁇ iring a low power operating state of the LCD apparatus.
  • the LCD display is driven in the field inversion mode: the polarity of the select voltages NS1, NS2, ..., NSn changes every field TF and every line as shown in Fig. 3 A.
  • the polarity of the data voltages VDl to NDm supplied to the selected select electrode 11 is opposite to the corresponding one of ttie select voltages VS1-, NS2, ..., NSn.
  • Fig. 3B shows a refresh period TR2 which is a factor 2 larger than tl e refresh period TR1 shown in Fig. 3 A.
  • TR2 refresh period
  • TR1 refresh period
  • the LCD may be of a type which has a minimal transmission when the absolute value of the voltage across the display cell 100 is smaller than Che voltage NL2.
  • the maximum transmission is obtained at voltages aczross the display cell with an absolute value larger than the voltage NL1.
  • the minimum transmission may be larger than zero, and the maximum transmission may be less than 100 .
  • the invention is also useful for the known combined line and field inversion drive schemes. However the lowest power consumption will be reached at field inversion only.
  • any reference signs placed between parentheses shall not be construed as limiting the claim.
  • the word "comprising” does not exclude the presence of elements or steps other than those listed in a claim.
  • the invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

A LCD display (1) has a matrix of display cells (100) which have a transmission characteristic (TC) changing from minimum transmission at a first voltage level (VL1) across the display cells (100) to a maximum transmission at a second voltage level (VL2) across the display cells (100), the display cells (100) are driven with a drive voltage (VD1, VD2, ..., VDm) which has two levels (VDR1, VDR2) only, the first drive voltage value (VDR1) being selected to obtain the minimum transmission, and a second drive voltage value (VDR2) being selected to obtain the maximum transmission, wherein a difference between the first drive voltage value (VDR1) and the second drive voltage value (VDR2) is larger than a difference between the first voltage level (VL1) and the second voltage level (VL2).

Description

DRIVING OF A LIQUID CRYSTAL DISPLAY
The invention relates to a driver circuit for driving a LCD display, a method of driving a LCD display, and to a display apparatus comprising such a driver circuit.
JP-A-04050997 discloses a liquid crystal display control circuit which reduces the electric power consumption of the liquid crystal display in a standby state. In the standby state, a low frequent oscillator is used to AC-drive the liquid crystal display at a frequency which is low with respect to a frequency used during normal operation.
It is a drawback of this control circuit that at low .frequencies a flicker becomes visible.
It is an object of the invention to provide a driver circuit for driving a LCD display which enables a low power consumption mode with an improved flicker behavior. A first aspect of the invention provides a driver circuit for driving a LCD display as claimed in claim 1. A second aspect of the invention provides a method of driving a LCD display as claimed in claim 5. A third aspect of the invention provides a display apparatus comprising a driver circuit for driving a LCD display as claimed in claim 6. Advantageous embodiments are defined in the dependent claims. The LCD display has a matrix of display cells which have a transmission characteristic changing from minimum transmission at a first voltage level across the display cells to a maximum transmission at a second voltage level across the display cells. The driver circuit comprises a drive voltage circuit which supplies a drive voltage across the display cells having two drive voltage values only, a first drive voltage -value is selected to obtain a minimum transmission, and a second drive voltage value is selected to obtain a maximum transmission. A difference between trie first drive voltage value and the second drive voltage is larger than a difference between the first voltage level and the second voltage level.
The drive voltage has two levels only. Consequently, in a color display this means that only 8 colors can be displayed. The two levels of the drive voltage are selected to overdrive the display cells. The drive voltage which causes the minimum transmission is selected such that the drive voltage is allowed to change in a predetermined voltage range towards the maximum transmission without substantially changing the minimum transmission of the display cells. Thus in the predetermπxed voltage range the transmission of the display cells stays substantially at the minimum transmission. The drive voltag;e which causes the maximum transmission is selected such that trie drive voltage is allowed to change in a predetermined voltage range towards the minimum transmission without substantially changing the maximum transmission of the display cells. Thus in the predetermined voltage range the transmission of the display cells stays substantially at the maximum tran-smission. As the display cells are addressed once in an addressing period of ttie total display to receive an appropriate drive voltage, the display cells have to store the appropriate drive voltage during the addressing period. The display cells are not completely isolated outside the addressing period, thus, some charge stored in the display cells will leak away and the voltage across the cell changes. In prior art LCD display driving, the changing voltage causes a change in the transmission. The difference in transmission of the display cells at the instant they are addressed and at the end of the addressing period (usually a field period) may cause flicker. The flicker will be more visible the longer the addressing period lasts because the difference in transmission becomes larger. Moreover, human visτιal perception is more sensitive to lower frequencies. The overdriving of the display cells allows an amount of leakage o charge to occur without substantially affecting the transmission of the display cells. Consequently, the flicker will become substantially less for a same addressing period, or a longer ad<iressing period (or a lower refresh rate) is allowed before the flicker becomes annoyingly "visible. The advantage of a long addressing period is that the charging or de-charging of the display cells has to occur less often and thus the dissipation in the LCD display decreases.
To conclude, the overdriving of the display cells enables to decrease the refresh rate without observing an annoying flicker.
In an embodimerxt as defined in claim 2, the LCD display is driven, in a known line inversion mode. However, as overdriving is applied, due to the low leakage very low refresh rates are possible without an annoyingly visible line flicker.
In an embodiment as defined in claim 3, the low refresh rate during the low power mode of the LCD display is obtained by skipping fields. For example, onhy once in ten fields, an addressing of the display cells is performed. During the other fields, the LCD display is not addressed and the power consumption is "very low. The skipping of complete fields is simple as the usual way of addressing can be used in the non-skipped fields. Usually, the field is the period in time the complete picture to be displayed is supplied to the LCD display. If an interlaced display is required, the field period may alternatively either compxrise the odd or the even rows of the picture. In an embodiment as defined in claim 4, the LCD display is driven in a known frame inversion mode. However, as overdriving is applied, due to low leakage a lower refresh rates is possible as in the prior axt without an annoyingly visible field flicker. It is even possible to display streaming video at a low refresh rate without an annoyingly visits le frame flicker. These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.
In the drawings: Fig. 1 shows a block diagram of a LCD apparatus in accordance with the invention,
Fig. 2 shows a transmission characteristic of a LCL cell, and Figs. 3 show waveforms for elucidating the operation of the LCD apparatms of Fig. 1.
Fig. 1 shows a block diagram of a LCD apparatus in accordance with the invention. The LCD apparatus comprises a matrix of liquid crystal cells 100 which are associated with intersections of data electrodes 10 and select electrodes 11. A data driver 3 receives input data DA, for example a digital video signal, and supplies data voltages NDi (ND1 to VDm) to the data electrodes 10. A select driver 2 supplies select pulses NSj (NS1 to VSn) to the select electrodes 11.
A controller circuit 4 receives horizontal synchronization pulses HSY and. vertical synchronization pulses NSY belonging to the video signal DA, and supplies the timing information CS2 to the data driver 3, and the timing information CSl to the select driver 2. The controller circuit 4 controls the select driver 2 to successively select the select electrodes 11 during a field period TF (shown in Fig. 3) between two consecutive vertical synchronization pulses NSY. Usually, one of the select electrodes 11 is selected during at. line period occurring between two consecutive horizontal synchronization pulses HSY. The controller circuit 4 further controls the data driver 3 to supply the data voltages NDi to the display cells 100 associated with the selected select electrode 11.
The controller circuit 4 comprises a timer 40 which receives the vertical synchronization signal NSY to control the select driver 2 and the data driver- 3 to address the LCD display 1 only once out of an integer number of fields. For example, trie data in the LCD cells 100 is refreshed every tenth field. For an input video with a field repetition frequency of 50Hz, this causes a refresh of the data in the LCD cells at a refresh frequency of 5Hz. If this low refresh rate is combined with the known line inversion drive wherein the voltage across the LCD cells 100 changes polarity in successive lines, and is combined with the overdriving in accordance with the invention, the flicker is not annoyingly visible. Further, it appeared that a very acceptable amount of flicker occurs if the overdriving is combined with the known field inversion wherein the voltage across the LCD cells 100 changes polarity in successive fields at field repetition, frequencies of 40Hz. Without the overdriving, a field repetition frequency of about 60 to 70 Hz is required to obtain the same perception of the amount of flicker.
The video processor 5 receives a composite video signal DI, and supplies the input data DA, the horizontal synchronization signal HSY and the vertical synchronization signal NSY. The video processor 5 may receive separate video data and synchronization signals. Fig. 2 shows a transmission characteristic TC of a display cell 100. The amount of transmission TR is denoted along the vertical axis as a percentage. The horizontal axis denotes the voltage NDC across the display cell 100.
The transmission characteristic TR is symmetrical with respect to the voltage NDC across the display cell 100. The same transmission TR occurs independent on the polarity of the voltage NDC. hi the example shown, the display cell has a full transmission if the absolute voltage across the display cell 100 is lower than the second voltage level NL2. A zero transmission occurs if the absolute voltage across the display cell 100 is larger than the first voltage level NL1. The difference between the first voltage level NL1 ^and the second voltage level NL2 is denoted by DI1. Instead of such a normally-white LCD, also a normally- black LCD can be used.
The overdriving is obtained by selecting a first drive voltage NDR1 which has an absolute value larger than the absolute value of the first voltage level VLl, and by selecting a second drive voltage NDR2 which has an absolute value smaller- than the absolute value of the second voltage level NL2. The difference between the first drive voltage NDR1 and the second drive voltage NDR2 is denoted by DI2.
A display cell 100 in which the first drive voltage NDR1 is stored, will keep the minimum transmission until the voltage drops below the first voltage level VLL . A display cell 100 in which the first drive voltage NDR2 is stored, will keep the maximum transmission until the voltage rises above the second voltage level NL2. In prior art LCD displays, the drive voltages are in the range from NL1 to NL2 to be able to display multiple colors with an optimal linearity. In an embodiment in accordance with the invention the drive voltage has one of the two extreme values NDR1 or NDR2. In a LCD display with display cells 100 associated with three primary colors (usually Red, Green, and Blue) only 8 colors can be produced. However, due to the overdriving, the charge in the display cells 1 00 may leak much more before the transmission TR starts changing substantially. Consequently, a same amount of flicker as in the prior art will occur at a much lower refresh rate.
Figs. 3 show waveforms for elucidating the operation of the LCD apparatus of Fig. 1. Fig. 3 A shows the select voltages NS1, NS2, ..., VSn during a normal operating condition of the LCD apparatus, wherein the refresh period TR1 is equal to the field period TF . Fig. 3B shows the select voltages VS1, VS2, ..., VSn dαiring a low power operating state of the LCD apparatus. In this example, the LCD display is driven in the field inversion mode: the polarity of the select voltages NS1, NS2, ..., NSn changes every field TF and every line as shown in Fig. 3 A. The polarity of the data voltages VDl to NDm supplied to the selected select electrode 11 is opposite to the corresponding one of ttie select voltages VS1-, NS2, ..., NSn.
Fig. 3B shows a refresh period TR2 which is a factor 2 larger than tl e refresh period TR1 shown in Fig. 3 A. Other factors are possible. It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be a.ole to design many alternative embodiments without departing from the scope of the appended claims.
For example, the LCD may be of a type which has a minimal transmission when the absolute value of the voltage across the display cell 100 is smaller than Che voltage NL2. The maximum transmission is obtained at voltages aczross the display cell with an absolute value larger than the voltage NL1. The minimum transmission may be larger than zero, and the maximum transmission may be less than 100 . The invention is also useful for the known combined line and field inversion drive schemes. However the lowest power consumption will be reached at field inversion only.
In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Claims

CLAMS:
1. A driver circuit for driving a LCD display having a matrix of display cells, the display cells having a transmission characteristic changing from minimum transmission at a first voltage level across the display cells to a maximum transmission at a second voltage level across the display cells, the driver circuit comprising a display cell driver for supplying drive voltages across the display cells, and a controller circuit for controlling the display cell driver to suppfy the drive voltages having two drive voltage values only, a first drive voltage value being selected to obtain the minimum transmission, and a second drive voltage value being selected to obtain the maximum transmission, wherein a difference between the first drive voltage value and the second drive voltage value is larger than a difference between the first voltage level and the second voltage level.
2. A driver circuit for driving a LCD display as claimed in claim 1, wherein the controller circuit is adapted for controlling the display cell driver to drive the LCD display in a line inversion mode, and wherein the controller circuit comprises a timer for determining a low power addressing period of the display cells in a low power mode of operation, the addressing period being longer than a normal addressing period in a normal operation mode.
3. A driver circuit for driving a LCD display as claimed in claim 2, wherein the timer is adapted to determine a duration of the low power addressing period being a duration of the normal addressing period multiplied by an integer.
4. A driver circuit for driving a LCD display as claimed in claim 1, wherein the controller circuit is adapted for controlling the display cell driver to drive the LCD display in a frame inversion mode, and wherein the controller circuit comprises a timer for determining a low power addressing period of the display cells in a low power mode of operation being longer than a normal addressing period in a normal operation mode.
5. A method of driving a LCD display having a matrix of display cells, the display cells having a transmission characteristic changing from minimum transmission at a first voltage level across the display cells to a maximum transmission at a second voltage level across the display cells, the method of driving comprising display cell driving for supplying a drive voltage across the display cells, and controlling the display cell driving to supply the drive voltage having two drive voltage values only, a first drive voltage value being selected to obtain the minimum transmission, and a second drive voltage value being selected to obtain the maximum transmission, wherein a difference between the first drive voltage value and the second drive voltage value is larger than a difference between the first voltage level and the second voltage level.
6. A display apparatus comprising a driver circuit for driving a LCL display having a matrix of display cells, the display cells having a transmission characteristic changing from minimum transmission at a first voltage level across the display cells to a maximum transmission at a second voltage level across the display cells, the driver circuit comprising a display cell driver for supplying a drive voltage across the display cells, and a controller circuit for controlling the display cell driver to supply the drive voltage having two drive voltage values only, a first drive voltage value being selected to obtain the minimum transmission, and a second drive voltage value being selected to obtain the maximum transmission, wherein a difference between the first drive voltage value and the second drive voltage value is larger than a difference between the first voltage level and the second voltage level.
PCT/IB2003/002903 2002-07-29 2003-06-26 Driving of a liquid crystal display WO2004015670A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003244951A AU2003244951A1 (en) 2002-07-29 2003-06-26 Driving of a liquid crystal display

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02078099 2002-07-29
EP02078099.5 2002-07-29

Publications (1)

Publication Number Publication Date
WO2004015670A1 true WO2004015670A1 (en) 2004-02-19

Family

ID=31502766

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/002903 WO2004015670A1 (en) 2002-07-29 2003-06-26 Driving of a liquid crystal display

Country Status (3)

Country Link
AU (1) AU2003244951A1 (en)
TW (1) TW200426765A (en)
WO (1) WO2004015670A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0655725A1 (en) * 1993-11-30 1995-05-31 Rohm Co., Ltd. Method and apparatus for reducing power consumption in a matrix display
US5812149A (en) * 1994-05-24 1998-09-22 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device which regulates display of frame image data and operation of backlight unit to reduce power consumption
EP1180762A2 (en) * 2000-08-09 2002-02-20 Sharp Kabushiki Kaisha Image display device and portable electrical equipment
EP1184836A2 (en) * 2000-09-05 2002-03-06 Sharp Kabushiki Kaisha Automated analysis of images for liquid crystal displays.
US20020057249A1 (en) * 2000-09-27 2002-05-16 Tomohiro Tashiro Liquid crystal display device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0655725A1 (en) * 1993-11-30 1995-05-31 Rohm Co., Ltd. Method and apparatus for reducing power consumption in a matrix display
US5812149A (en) * 1994-05-24 1998-09-22 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device which regulates display of frame image data and operation of backlight unit to reduce power consumption
EP1180762A2 (en) * 2000-08-09 2002-02-20 Sharp Kabushiki Kaisha Image display device and portable electrical equipment
EP1184836A2 (en) * 2000-09-05 2002-03-06 Sharp Kabushiki Kaisha Automated analysis of images for liquid crystal displays.
US20020057249A1 (en) * 2000-09-27 2002-05-16 Tomohiro Tashiro Liquid crystal display device

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
HOWARD W E ET AL: "ELIMINATING CROSSTALK IN THIN FILM TRANSISTOR/LIQUID CRYSTAL DISPLAYS", INTERNATIONAL DISPLAY RESEARCH CONFERENCE. SAN DIEGO, OCT. 4 - 6, 1988, NEW YORK, IEEE, US, 4 October 1988 (1988-10-04), pages 230 - 235, XP000043568 *
HOWARD W E: "ACTIVE-MATRIX TECHNIQUES FOR DISPLAYS", PROCEEDINGS OF THE SID, SOCIETY FOR INFORMATION DISPLAY. PLAYA DEL REY, CA, US, vol. 27, no. 4, 1986, pages 313 - 326, XP000005335 *
SAKAI S ET AL: "A 10-IN. DIAGONAL ACTIVE-MATRIX MONOCHROME LIQUID-CRYSTAL DISPLAY", REVIEW OF THE ELECTRICAL COMMUNICATION LABORATORIES, MUSASHINO ELECTRICAL COMMUNICATION LABORATORY. TOKYO, JP, vol. 36, no. 4, 1 July 1988 (1988-07-01), pages 395 - 401, XP000098374 *

Also Published As

Publication number Publication date
AU2003244951A1 (en) 2004-02-25
TW200426765A (en) 2004-12-01

Similar Documents

Publication Publication Date Title
US20060125742A1 (en) Liquid-crystal display device and method of driving liquid-crystal display device
US6911967B2 (en) Liquid crystal display
CN100374914C (en) Liquid crystal display apparatus and a driving method thereof
US20030006952A1 (en) Apparatus and method of driving liquid crystal display for wide-viewing angle
KR20150069994A (en) Display Device and Driving Method of the same
KR100261053B1 (en) Method and circuit for driving liquid crystal panel
US8847866B2 (en) Pixel circuit and display device
JP4510530B2 (en) Liquid crystal display device and driving method thereof
US8704809B2 (en) Pixel circuit and display device
JP2009288789A (en) Driving circuit for liquid crystal display, and method of driving liquid crystal display
JP2002149127A (en) Liquid crystal display device and drive control method therefor
KR20020074303A (en) Liquid Crystal Display Device
US6903715B2 (en) Liquid crystal display and driving apparatus thereof
JPH0915560A (en) Liquid crystal display device and liquid crystal display element driving method
US6677937B1 (en) Driving method for display and a liquid crystal display using such a method
KR100768877B1 (en) Method of driving liquid crystal display and liquid crystal display
JP2002297100A (en) Liquid crystal display device, and portable telephone and portable information terminal equipment provided therewith
KR101746685B1 (en) Liquid crystal display device and driving method thereof
WO2004015670A1 (en) Driving of a liquid crystal display
KR101321173B1 (en) Liquid crystal display device and method of driving the same
KR20040053428A (en) Liquid Crystal Display And Method Of Driving The Same
JP2674484B2 (en) Active matrix liquid crystal display
JPH07325556A (en) Gradation voltage generation circuit for liquid crystal display device
KR100389023B1 (en) Apparatus and Method for Correcting Gamma Voltage of Liquid Crystal Display
JPH07199156A (en) Liquid crystal display device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP