WO2003100980A1 - Pll circuit - Google Patents
Pll circuit Download PDFInfo
- Publication number
- WO2003100980A1 WO2003100980A1 PCT/IB2003/001857 IB0301857W WO03100980A1 WO 2003100980 A1 WO2003100980 A1 WO 2003100980A1 IB 0301857 W IB0301857 W IB 0301857W WO 03100980 A1 WO03100980 A1 WO 03100980A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- pll circuit
- leakage compensation
- pair
- loop filter
- Prior art date
Links
- 230000008878 coupling Effects 0.000 claims abstract description 5
- 238000010168 coupling process Methods 0.000 claims abstract description 5
- 238000005859 coupling reaction Methods 0.000 claims abstract description 5
- 239000003990 capacitor Substances 0.000 claims description 38
- 230000003595 spectral effect Effects 0.000 description 7
- 238000000034 method Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000005086 pumping Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1206—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/124—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance
- H03B5/1243—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance the means comprising voltage variable capacitance diodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B2202/00—Aspects of oscillators relating to reduction of undesired oscillations
- H03B2202/04—Reduction of undesired oscillations originated from outside noise or interferences, e.g. from parasitic couplings with circuit elements outside the oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B2202/00—Aspects of oscillators relating to reduction of undesired oscillations
- H03B2202/07—Reduction of undesired oscillations through a cancelling of the undesired oscillation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
Definitions
- the invention relates to a PLL circuit comprising a series coupling of a charge pump, a loop filter and a voltage-controlled oscillator generating an output frequency, said voltage-controlled oscillator comprising tunable devices controlled by a first control signal generated by the loop filter.
- PLL circuits are well known, as basic blocks in e.g. receivers for tuning.
- the constituents of a PLL circuit are often integrated on a same chip, said chip having an area.
- US-A-6,054,903 describes such a PLL fabricated in an integrated chip, the PLL including a VCO having first and second frequency control inputs and a VCO output.
- the first frequency control input is coupled to a filter node.
- An off-chip filter input is coupled to the filter node for coupling to an off-chip loop filter.
- An on-chip loop filter is coupled - between the first frequency control input and the second frequency control input and has a variable time constant.
- a time constant control circuit is coupled to the on-chip loop filter for controlling the variable time constant.
- the PLL has a relatively complicated control mechanism for the VCO, said control mechanism including a loop for controlling a time constant of the on-chip filter.
- the control loop and the on-chip filter increase the chip area.
- a practical upper limit for the values of the integrated capacitors determines a relatively big noise contribution of the loop filter.
- Spectral purity of the signal generated by the VCO is further affected by a leakage current in the tunable devices of the V
- a PLL as described in the introductory paragraph which is characterized in that it further comprises a leakage compensation circuit for generating a leakage compensation signal to modify a control of the voltage-controlled oscillator, the leakage compensation signal being indicative for a leakage current in the tunable devices.
- the leakage compensation circuit Under the influence of the leakage signal the spectral purity of the VCO output frequency i.e. the harmonic content of the output frequency depends on factors as temperature and process spread. Therefore it is desirable to reduce this dependence.
- This object could be achieved using the leakage compensation circuit that generates a leakage compensation signal representing an estimation of a leakage current in the tunable elements of the VCO.
- the PLL further comprises an adder for adding the leakage compensation signal to a second output signal generated by the loop filter, said adder generating a second control signal for the voltage-controlled oscillator.
- the VCO is normally controlled by a control voltage generated in the loop filter by integrating a current from a charge pump in a capacitor that is part of the loop filter.
- the leakage compensation signal is added to the second output signal of the loop filter.
- the adder could be a voltage adder, a current adder, a charge adder or a combination thereof. It is observed that in case of a current adder the adder is a simple circuit node.
- the loop filter is a third order lead-lag RC filter.
- the charge pump coupled to the filter When the PLL is not locked the charge pump coupled to the filter generates a periodic, pulse-type current signal having a repetition frequency equal to a comparison frequency.
- the PLL When the PLL is locked an average current supplied by the charge pump becomes substantially zero.
- the frequency of the VCO changes and the PLL reacts by pumping a current for compensating a charge lost by leakage.
- the magnitude of the VCO control voltage is modulated with the comparison frequency.
- the loop filter needs to attenuate the charge pump signal having the repetition frequency and higher harmonics for obtaining a steady signal for controlling the VCO.
- the VCO comprises a plurality of voltage controlled oscillators, each of the voltage controlled oscillators including a LC tank circuit, each of them comprising an inductor connected in parallel to a first pair of controllable capacitors and to a second pair of controllable capacitors, said pairs of controllable capacitors being controlled by the first control signal and the second control signal, respectively.
- a possible implementation of the VCO would comprise a pair of cross-coupled transistors, said transistors being further coupled to a LC tank circuit.
- the VCO therefore comprises a plurality of VCOs, each of the VCOs comprising a LC tank circuit and a pair of cross- coupled transistors.
- the LC tank circuit comprises controlled capacitors that could be varicap diodes, said varicap diodes being coupled in pairs.
- Each varicap diode has an anode and a cathode, a control voltage being applied via a resistor such that the diode is reversed biased.
- the first control signal and the second control signal are applied to the first pair of the controllable capacitors and to the second pair of controllable capacitors, respectively.
- the first pair of controllable capacitors and the second pair of controllable capacitors are varicap diodes, said varicap diodes having a maximum capacity associated to a first area and a second area, respectively.
- the leakage compensation signal is generated by a current generator comprising a third pair of controllable capacitors having an area substantially proportional to a sum of the first area and the second area.
- the third pair of controllable capacitors has a substantially same behavior as the first and the second pair of controllable capacitors used in tank circuits. Therefore the current generator generates a leakage compensation signal that depends on spread in process and temperature in the same manner as the leakage currents in the controllable capacitors used in the LC tank circuits.
- the leakage compensation signal could be used for compensating the leakage current that affects the frequency generated by the VCO.
- Fig. 1 depicts a PLL according to the invention
- Fig. 2 depicts a loop filter used by the PLL according to an embodiment of the invention
- Fig. 3 depicts a leakage compensation circuit coupled to a plurality of tank circuits, according to an embodiment of the invention.
- Fig. 1 depicts a PLL according to the invention.
- the PLL circuit 1 comprises a series coupling of a charge pump 10, a loop filter 20 and a voltage-controlled oscillator (VCO) 30 for controlling an output frequency f generated by the voltage-controlled oscillator
- VCO voltage-controlled oscillator
- the VCO 30 is controlled by a first control signal Vtl generated by the loop filter 20 and by a second control signal Vt2.
- the PLL circuit 1 further comprises a leakage compensation circuit 40 for generating a leakage compensation signal I I that is indicative for a leakage current in the tunable devices of the voltage-controlled oscillator.
- the charge pump 10 and at least the VCO 30 are integrated on the same chip.
- VCO 30 comprises tunable elements as variable capacitors, variable inductors, variable resistors for generating the oscillation frequency f, the tunable elements being also integrated in the same chip.
- the tunable elements are controlled by the control signals that are DC signals and could be of electrical nature as voltages, currents, charges or non-electrical signals as optical signals.
- the Loop Filter (LPF) 20 generates a first output signal Vtl that is identical with the first control signal Vtl applied to the VCO and a second output signal Vc.
- the output signals depend on a magnitude of charge pump output signal Icp, said charge pump output signal depending on the output frequency f and phase of the VCO 30.
- the leakage compensation circuit 40 is conceived to generate a leakage compensation signal I I , said leakage compensation signal being indicative for a modification of the VCO spectral purity, the modification depending on variations of the technologic process and temperature. For obtaining a fair estimation for the leakage compensation, the leakage compensation circuit 40 is integrated on the same chip with the VCO 30.
- the leakage compensation signal I I is added to the second signal Vc in an adder 50, the adder generating the second control signal Vt2.
- the second control signal Vt2 is indicative for both the charge pump output signal Icp and the leakage compensation signal I I determining a better spectral purity of the VCO 30 signal.
- Fig. 2 depicts a loop filter (LPF) 20 used by the PLL according to an embodiment of the invention.
- the LPF 20 comprises only resistors Rl, R2 and R3 and capacitors Cpl, Cp2, Cp3.
- the LPF 20 is an off-chip filter i.e. it is not integrated in the same chip with the VCO 30, charge pump 10 and leakage compensation circuit 40.
- Use of an off-chip filter has the advantage of an increased flexibility in applications because a transfer characteristic i.e. the poles and the zeroes of the loop filter transfer function could be easier modified by replacing the resistor and/or the capacitors.
- the poles and the zeroes of the LPF 20 are determined by products of resistors and capacitors of the filter and therefore a change in the resistors and/or capacitors values determines a change of the poles and zeroes location of the LPF 20 transfer function.
- the first control signal Vtl and the second signal Vc are voltages on a third capacitor Cp3 and on a second capacitor Cp2.
- the capacitors are grounded i.e. they are connected to a common reference potential associated to the reference terminal of the controllable tuning elements. By filtering with respect to this reference terminal, the influence of any impurities on the control voltage will have a minimal influence on the VCO frequency.
- the LPF 20 with the structure shown in Fig. 2 has the advantage that relatively low noise control signals are generated. Therefore, a high spectral purity of the signal generated by the VCO 20 is obtained.
- Fig. 3 depicts a leakage compensation circuit 40 coupled to a plurality of tank circuits TCI, TC2 according to an embodiment of the invention.
- the VCO 30 comprises the plurality of LC tank circuits TCI, TC2, each of them comprising an inductor LI, Ll ' connected in parallel to a first pair of controllable capacitors Cl, Cl and to a second pair of controllable capacitors C2, C2
- the pairs of controllable capacitors are controlled by the first control signal Vtl and the second control signal Vt2, respectively.
- the first pair of controllable capacitors Cl, Cl and the second pair of controllable capacitors C2, C2 are varicap diodes having a first area Al and respectively a second area A2.
- the first area is 3 times a reference area x i.e. 3x and the second area is 8x.
- a tuning characteristic of the LC tank circuits TCI, TC2 depends on these areas.
- a leakage current flowing through the varicap diodes Cl, Cl', C2, C2' said leakage current adversely affecting the spectral purity of the frequency generated by the tank circuits TCI and TC2 respectively.
- a leakage compensation circuit 40 generating a leakage compensation signal I .
- the leakage compensation signal I I is a current generated by a current generator comprising a third pair of controllable capacitors (C3) having an area substantially equal to a sum of the first area Al and the second area A2 e.g. 1 lx.
- the third pair of controllable capacitors is of the same type as the controlled capacitors used in the tank circuits TCI and TC2 i.e. varicap diodes C3.
- the varicap diodes C3 have an area equal to a sum of the first area and the second area e.g. 1 lx. This feature determines that a leakage current of the varicap diodes C3 is substantially proportional to a leakage current of the varicap diodes Cl, C2 and Cl', C2' respectively.
- the third pair of varicap diodes C3 is coupled to a current generator comprising a first transistor Tl and a second transistor T2 connected as a diode.
- the adder 50 is a simple node of the circuit but this does not exclude the use of other types of adders as voltage adders, optical adders.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003224367A AU2003224367A1 (en) | 2002-05-28 | 2003-05-13 | Pll circuit |
US10/515,689 US7116177B2 (en) | 2002-05-28 | 2003-05-13 | PLL circuit leakage compensation circuit for generating a leakage compensation signal |
EP03720793A EP1512225B1 (en) | 2002-05-28 | 2003-05-13 | Pll circuit |
JP2004507141A JP2005528034A (en) | 2002-05-28 | 2003-05-13 | PLL circuit |
DE60305697T DE60305697T2 (en) | 2002-05-28 | 2003-05-13 | PLL CIRCUIT |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02291297 | 2002-05-28 | ||
EP02291297.6 | 2002-05-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003100980A1 true WO2003100980A1 (en) | 2003-12-04 |
Family
ID=29558435
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2003/001857 WO2003100980A1 (en) | 2002-05-28 | 2003-05-13 | Pll circuit |
Country Status (8)
Country | Link |
---|---|
US (1) | US7116177B2 (en) |
EP (1) | EP1512225B1 (en) |
JP (1) | JP2005528034A (en) |
CN (1) | CN100353672C (en) |
AT (1) | ATE328393T1 (en) |
AU (1) | AU2003224367A1 (en) |
DE (1) | DE60305697T2 (en) |
WO (1) | WO2003100980A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3945681A1 (en) * | 2020-07-30 | 2022-02-02 | Socionext Inc. | Leakage-current compensation |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7099204B1 (en) * | 2005-03-23 | 2006-08-29 | Spansion Llc | Current sensing circuit with a current-compensated drain voltage regulation |
JP2007259376A (en) * | 2006-03-27 | 2007-10-04 | Matsushita Electric Ind Co Ltd | Oscillation circuit, pll oscillation circuit using this, and high frequency receiver using this pll oscillation circuit |
KR101623125B1 (en) * | 2010-03-18 | 2016-05-31 | 삼성전자주식회사 | Phase lock loop circuit and system having the same |
JP2012034212A (en) * | 2010-07-30 | 2012-02-16 | Fujitsu Semiconductor Ltd | Phase-locked loop circuit |
JP5799828B2 (en) * | 2011-04-12 | 2015-10-28 | 株式会社ソシオネクスト | Phase lock loop circuit |
DE102014110672B4 (en) * | 2014-07-29 | 2016-06-30 | Infineon Technologies Austria Ag | Circuit with an RC filter |
CN107769545A (en) * | 2017-11-09 | 2018-03-06 | 上海华力微电子有限公司 | A kind of charge pump circuit for being used for capacitor electric leakage compensation in PLL |
JP7104407B2 (en) * | 2018-07-25 | 2022-07-21 | ザインエレクトロニクス株式会社 | Voltage controlled oscillator, PLL circuit and CDR device |
KR102310810B1 (en) * | 2021-05-17 | 2021-10-08 | 주식회사 우진엔텍 | A square device for the multiple operation of two input signals on electronic control board |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5659588A (en) * | 1996-08-15 | 1997-08-19 | Lsi Logic Corporation | Phase-locked loop having filter leakage cancellation circuit |
EP1047196A1 (en) * | 1999-04-21 | 2000-10-25 | STMicroelectronics S.r.l. | Method and circuit for minimizing glitches in phase locked loops |
EP1237283A2 (en) * | 2001-03-02 | 2002-09-04 | Texas Instruments Deutschland Gmbh | Circuit configuration for the compensation of leakage currents in a voltage-controlled oscillator of a PLL circuit |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07212333A (en) * | 1994-01-25 | 1995-08-11 | Alps Electric Co Ltd | Oscillation circuit of transmitter/receiver |
US6054903A (en) | 1997-11-13 | 2000-04-25 | Lsi Logic Corporation | Dual-loop PLL with adaptive time constant reduction on first loop |
US6348841B1 (en) * | 1998-09-01 | 2002-02-19 | Qualcomm Incorporated | Wideband voltage controlled oscillator with good noise immunity |
KR20020029900A (en) * | 2000-05-10 | 2002-04-20 | 요트.게.아. 롤페즈 | A frequency synthesizer having a phase-locked loop with circuit for reducing power-on switching transients |
US6717475B2 (en) * | 2001-11-01 | 2004-04-06 | Skyworks Solutions, Inc. | Fast-acquisition phase-locked loop |
-
2003
- 2003-05-13 AU AU2003224367A patent/AU2003224367A1/en not_active Abandoned
- 2003-05-13 AT AT03720793T patent/ATE328393T1/en not_active IP Right Cessation
- 2003-05-13 US US10/515,689 patent/US7116177B2/en not_active Expired - Fee Related
- 2003-05-13 WO PCT/IB2003/001857 patent/WO2003100980A1/en active IP Right Grant
- 2003-05-13 JP JP2004507141A patent/JP2005528034A/en active Pending
- 2003-05-13 DE DE60305697T patent/DE60305697T2/en not_active Expired - Lifetime
- 2003-05-13 EP EP03720793A patent/EP1512225B1/en not_active Expired - Lifetime
- 2003-05-13 CN CNB038120364A patent/CN100353672C/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5659588A (en) * | 1996-08-15 | 1997-08-19 | Lsi Logic Corporation | Phase-locked loop having filter leakage cancellation circuit |
EP1047196A1 (en) * | 1999-04-21 | 2000-10-25 | STMicroelectronics S.r.l. | Method and circuit for minimizing glitches in phase locked loops |
EP1237283A2 (en) * | 2001-03-02 | 2002-09-04 | Texas Instruments Deutschland Gmbh | Circuit configuration for the compensation of leakage currents in a voltage-controlled oscillator of a PLL circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3945681A1 (en) * | 2020-07-30 | 2022-02-02 | Socionext Inc. | Leakage-current compensation |
US11528022B2 (en) | 2020-07-30 | 2022-12-13 | Socionext Inc. | Leakage-current compensation |
Also Published As
Publication number | Publication date |
---|---|
CN1656686A (en) | 2005-08-17 |
JP2005528034A (en) | 2005-09-15 |
EP1512225B1 (en) | 2006-05-31 |
DE60305697T2 (en) | 2007-02-22 |
US20050174179A1 (en) | 2005-08-11 |
CN100353672C (en) | 2007-12-05 |
DE60305697D1 (en) | 2006-07-06 |
AU2003224367A1 (en) | 2003-12-12 |
ATE328393T1 (en) | 2006-06-15 |
EP1512225A1 (en) | 2005-03-09 |
US7116177B2 (en) | 2006-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100491280B1 (en) | Multi-terminal mos varactor | |
US8884704B2 (en) | Feedback-based linearization of voltage controlled oscillator | |
US6281758B1 (en) | Differential LC-VCO, charge pump, and loop filter architecture for improved noise-immunity in integrated phase-locked loops | |
FI113112B (en) | Procedure for controlling oscillator | |
US7345550B2 (en) | Type II phase locked loop using dual path and dual varactors to reduce loop filter components | |
US6016082A (en) | Low phase noise LC oscillator for microprocessor clock distribution | |
JP5503990B2 (en) | Phase-locked loop circuit and electronic device using the same | |
JP2011010343A (en) | Temperature stabilized voltage-controlled oscillator | |
US7116177B2 (en) | PLL circuit leakage compensation circuit for generating a leakage compensation signal | |
KR101097081B1 (en) | Differing charge pump currents for integrated pll filter | |
CN110572150A (en) | Clock generation circuit and clock generation method | |
US6861915B2 (en) | Crystal oscillator with adjustable capacitive assembly having selectable capacitances | |
US6538519B2 (en) | Phase-locked loop circuit | |
JP3921362B2 (en) | Temperature compensated crystal oscillator | |
KR20110130330A (en) | A frequency-phase-locked loop with a self-noise suppressing voltage controlled oscillator | |
US6157821A (en) | Voltage step up for a low voltage frequency synthesizer architecture | |
US8547150B2 (en) | Phase-locked loop with two negative feedback loops | |
US7126435B2 (en) | Voltage controlled oscillator amplitude control circuit | |
US6271731B2 (en) | Control circuit for programmable frequency synthesizer | |
US8373511B2 (en) | Oscillator circuit and method for gain and phase noise control | |
JP4190503B2 (en) | Voltage controlled oscillation circuit and adjustment method thereof | |
US10187071B2 (en) | PLL lock range extension over temperature | |
US20120286391A1 (en) | Semiconductor circuit | |
KR100918860B1 (en) | Frequency synthesizer having loop filter compensation circuit | |
US7271672B2 (en) | Voltage controlled LC tank oscillator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003720793 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10515689 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004507141 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038120364 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2003720793 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2003720793 Country of ref document: EP |