WO2003075138A1 - Low jitter clock for a multi-gigabit transceiver on a field programmable gate array - Google Patents
Low jitter clock for a multi-gigabit transceiver on a field programmable gate array Download PDFInfo
- Publication number
- WO2003075138A1 WO2003075138A1 PCT/US2003/006238 US0306238W WO03075138A1 WO 2003075138 A1 WO2003075138 A1 WO 2003075138A1 US 0306238 W US0306238 W US 0306238W WO 03075138 A1 WO03075138 A1 WO 03075138A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- clock
- clock signal
- logic device
- programmable logic
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
Definitions
- the present invention relates to multi-gigabit transceivers (MGTs) located on a programmable logic device (PLD) , such as a field programmable gate array (FPGA) . More specifically, the present invention relates to a method and apparatus for providing low jitter clock signals for use in the operation of an MGT on a PLD.
- MGTs multi-gigabit transceivers
- PLD programmable logic device
- FPGA field programmable gate array
- Fig. 1 is a simplified block diagram of a portion of a conventional multi-gigabit transceiver (MGT) 100.
- the illustrated elements of MGT 100 include serializer 101, deserializer 102 and transmit phase locked loop (PLL) 111.
- PLL phase locked loop
- conventional MGT 100 includes many other elements in addition to those illustrated in Fig. 1.
- MGT 100 operates as an input/output (I/O) interface between serial channel 121 and parallel channel 122.
- parallel data N-bits wide in the described example
- 20-bit data values can be provided to serializer 101 in response to a reference clock signal C REF having a frequency of 156.25 MHz.
- Transmit PLL 111 generates a clock signal C T ⁇ having a frequency N/2 times greater than the reference clock signal C RE F-
- clock signal C ⁇ x has a frequency ten times greater than C REF / or 1.5625 GHz.
- Serializer 101 serializes the 20-bit input data values using multiplexed timing in response to the clock signal C ⁇ x , thereby providing a serial differential output data stream at a data rate of 3.125 gigabits per second (Gbps) .
- Gbps gigabits per second
- a serial differential data stream consists of 2 signals.
- deserializer 102 receives a serial differential input data stream at a data rate of 3.125 Gbps .
- Deserializer 102 samples the serial differential input data stream at the frequency of the C RE F signal, thereby providing a 20-bit wide parallel output data stream at a frequency of 156.25 MHz.
- the quality of the reference clock signal C REF determines the operational bandwidth of MGT 100. As the jitter present in the reference clock signal C REF increases, the accuracy of the clock signal C ⁇ x generated by transmit PLL 111 decreases, thereby reducing the operational bandwidth of MGT 100.
- reference clock C REF must exhibit jitter of 40 picoseconds peak-to-peak or less to allow MGT 100 to operate at a data rate range of 500 Mbps to 3.125 Gbps. MGT 100 would be limited to smaller frequency ranges when using reference clock signals exhibiting greater jitter.
- PLDs Programmable logic devices
- FPGAs field programmable gate arrays
- MGTs Programmable logic devices
- the clock signals used by the I/O circuitry of PLDs typically have a significant amount of jitter based on the fact that these clock signals are typically stepped down from a relatively high I/O voltage (e.g., a 2.5 Volt level) to a relatively low core voltage (e.g., a 1.5 Volt level) , and then stepped back up to the relatively high I/O voltage level.
- a relatively high I/O voltage e.g., a 2.5 Volt level
- core voltage e.g., a 1.5 Volt level
- These stepping down and stepping up processes add an unacceptable amount of jitter to the clock signals . It would therefore be desirable to have a novel clocking scheme in a programmable logic device capable of supporting multi-gigabit transceivers.
- a PLD such as an FPGA, that supports one or more MGTs .
- a PLD includes one or more pairs of shared clock pads for receiving one or more high- quality differential clock signals, each having a peak voltage corresponding with the I/O supply voltage (e.g. 2.5 Volts) .
- Dedicated routing resources are provided to route the clock signals to one or more MGTs on the PLD.
- the dedicated routing resources include a differential buffer connected to a pair of the shared clock pads, wherein the differential buffer converts a received differential clock signal to a single-ended clock signal.
- the dedicated routing resources also include a dedicated clock trace that routes the single-ended clock signal from the differential buffer to one or more MGTs.
- Each of the MGTs includes a clock multiplexer circuit, which allows one of the high-quality input differential clock signals to be routed as a reference clock signal for the MGT.
- the clock multiplexer circuits are designed such that no significant jitter is added to the high-quality clock signals routed through the clock multiplexer circuits.
- the PLD also includes general-purpose clock pads for receiving one or more general-purpose clock signals. These general-purpose clock signals are stepped down from the I/O supply voltage level to the core logic supply voltage level, and routed to the clock multiplexer circuits of the MGTs on the standard global clock routing circuitry of the PLD.
- the clock multiplexer circuits also allow the general-purpose clock signals to be routed as reference clock signals for the MGTs.
- the clock multiplexer circuits include up-level shifters for stepping up the general- purpose clock signals from the core logic supply voltage level to the I/O supply voltage level. While the general- purpose clock signals provide reference clock signals having higher jitter than the high-quality differential clock signals, allowing for the use of the general-purpose clock signals advantageously increases the flexibility of the MGT. That is, a designer can choose to use a less expensive clock source, or may choose to use either single- ended or differential clock signals when using the general- purpose clock pads .
- each MGT includes a physical media access (PMA) sublayer and a physical coding sublayer (PCS) .
- PMA physical media access
- PCS physical coding sublayer
- the clock multiplexer circuitry routes one of the high-quality differential clock signals or general-purpose clock signals as a reference clock signal.
- This reference clock signal is used to control the serializing and deserializing of data within the PMA.
- This reference clock signal is also stepped down to the core logic supply voltage level by a down-level shifter to provide a PCS reference clock signal that controls the PCS.
- the down-level shifter advantageously adds a slight delay to the reference clock signal, such that the PCS reference clock signal is able to eliminate hold time issues on the data flowing from the PCS to the PMA.
- Fig. 1 is a block diagram of a portion of a conventional multi-gigabit transceiver.
- Fig. 2 is a block diagram of a programmable logic device in accordance with one embodiment of the present invention.
- Fig. 3 is a block diagram of a multi-gigabit transceiver in accordance with one embodiment of the present invention.
- Fig. 4 is a circuit diagram of a clock routing multiplexer in accordance with one embodiment of the present invention.
- FIG. 2 is a block diagram of a programmable logic device (PLD) 200 in accordance with one embodiment of the present invention.
- PLD 200 is a field programmable gate array (FPGA) that includes select I/O blocks (labeled I/O) , digital clock managers (labeled DCM) and multi-gigabit transceivers (labeled MGT) located around the perimeter of the device (i.e., the I/O region).
- PLD 200 also includes core logic 250 (i.e., the core region) , which includes an array of configurable logic blocks (CLBs) and programmable routing circuitry, in the described embodiment.
- CLBs configurable logic blocks
- PLD 200 Select I/O blocks, digital clock managers and core logic are well known to those of ordinary skill in the art. These elements of PLD 200 are described in detail in "VirtexTM-II Platform FPGA Handbook", December 2000, pp 33-75, available from Xilinx Inc., 2100 Logic Drive, San Jose, CA 95124.
- Elements in the I/O region operate in response to an I/O supply voltage, and elements in the core region are operated in response to a core supply voltage.
- the I/O supply voltage is greater than the core supply voltage.
- the I/O supply voltage has a nominal voltage of 2.5 Volts
- the core supply voltage has a nominal voltage of 1.5 Volts.
- the transistors in the I/O region are fabricated to have relatively thick gate oxides, and the transistors in the core region are fabricated to have relatively thin gate oxides .
- a set of eight clock pads 201 is located at the middle of edge 241 of PLD 200.
- the four centrally located clock pads 1-4 of set 201 are shared clock pads in accordance with the present invention. That is, these shared clock pads 1-4 can be used either as high quality differential input pads, or as general-purpose clock pads.
- the remaining four clock pads in set 201, including clock pads 5-8, are conventional general-purpose clock pads that are coupled to the global clock routing resources of PLD 200. These global clock routing resources are well known to those of ordinary skill in the art. All eight clock pads 201 can be coupled to receive clock signals, which are distributed throughout the entire PLD. Alternately, the eight clock pads 201 can be used as general I/O pads.
- set 201 includes eight clock pads in the described example, other numbers of clock pads can be used in other embodiments. Moreover, although set 201 includes four shared clock pads and four general-purpose clock pads, other allocations can be used in other embodiments.
- Shared clock pads 1-4 are different from general- purpose clock pads 5-8 because the shared clock pads 1-4 are directly connected to dedicated routing structures. More specifically, shared clock pads 1-2 are connected to a dedicated routing structure that includes differential buffer 203 and dedicated clock trace 211. Similarly, shared clock pads 3-4 are connected to a dedicated routing structure that includes differential buffer 204 and dedicated clock trace 212. The dedicated clock traces 211- 212 are directly connected to each of the MGTs along edge 241 of PLD 200. Dedicated clock traces 211-212 provide a direct, high-quality, low-distortion path between shared clock pads 1-4 and the MGTs.
- shared clock pads 1-2 can be connected to receive a high-quality 2.5 Volt differential clock signal from a source located external to PLD 200.
- 2.5 Volt differential clock signal having a frequency of 156.25 MHz and a jitter of less than 40 picoseconds peak-to-peak can be applied to shared clock pads 1-2 from a clock generation circuit commonly available from Seiko Epson Corp. as part number EG2121CA.
- This high-quality 2.5 Volt differential clock signal is routed to differential buffer 203.
- Differential buffer 203 converts the high-quality 2.5 Volt differential clock signal to a high-quality 2.5 Volt single-ended clock signal.
- Differential buffer 203 which is a conventional element, does not shift the voltage level of the received clock signal, and does not add significant jitter to the received clock signal.
- the resultant 2.5 Volt single-ended clock signal is routed to the MGTs along edge 241 of PLD 200. Note that the differential clock signals and the corresponding single-ended clock signals are identified by the same names.
- general-purpose clock pads 5 and 8 are coupled to down-level shifters 221 and 222, respectively, of the global clock routing circuitry. (Although each of clock pads 1-8 is coupled to the general clock routing circuitry, these connections are not shown for purposes of clarity.)
- down- level shifters 221-222 convert 2.5 Volt signals to 1.5 Volt signals. That is, down-level shifters 221-222 convert signals at the I/O supply voltage level to signals at the core logic supply voltage level. Thus, down-level shifters 221 and 222 reduce the voltage swing of received 2.5 Volt clock signals to a 1.5 Volt level. It is understood that any of the shared clock pads 1-4 or the four general- purpose clock pads 5-8 can be connected to down-level shifters in this manner.
- Down-level shifters 221 and 222 are coupled to global routing traces 213 and 214, respectively, which are part of the global routing resources of the device. These global routing traces 213 and 214 are connected to each of the MGTs along edge 241 of PLD 200.
- the quality of routing paths between general- purpose clock pads 5 and 8 and the MGTs is not as high as the quality of the dedicated traces 211-212 between shared clock pads 1-4 and the MGTs, at least in part because of the jitter introduced by down-level shifters 221-222, and the programmable nature of the global routing traces 213- 214.
- general-purpose clock pads 5-8 can be coupled to receive either single-ended or differential reference clock signals, thereby adding flexibility to the system.
- the clock generation circuits coupled to general-purpose clock pads 5-8 will typically have a lower performance (and lower price) , than the clock generation circuits coupled to shared clock pads 1-4.
- each of the MGTs along edge 241 can receive up to four reference clock signals from the clock pads in set 201.
- high- quality 2.5 Volt differential reference clock signals In the described embodiment, high- quality 2.5 Volt differential reference clock signals
- REF_CLK_2.5V and REF_CLK2_2.5V are provided to shared clock pads 1-2 and 3-4, respectively, and are routed to the MGTs.
- 2.5 Volt reference clock signals INCLK_2.5V and INCLK2_2.5V are provided to general-purpose clock pads 5 and 8, respectively.
- INCLK_2.5V and INCLK2_2.5V are converted to 1.5 Volt levels by down-level shifters 221 and 222, respectively, thereby creating 1.5 Volt reference clock signals REF_CLK_1.5V and REF_CLK2_1.5V, respectively.
- REF_CLK_1.5V and REF_CLK2_1.5V reference clock signals are provided to each of the MGTs along edge 241 of PLD 200.
- a second set of eight clock pads 202 includes four shared clock pads (which are directly connected to MGTs via dedicated routing resources) and four general-purpose clock pads (which can be connected to MGTs via the global clock routing resources) . Note that the four shared clock pads in the second set 202 can also be connected to the global clock routing resources.
- MGT 210 will now be described in more detail. Although MGT 210 is described, it is understood that the other MGTs of PLD 200 are similar or identical to MGT 210. MGT 210 is coupled to an external, full-duplex differential serial channel 215, which operates at a speed greater than one gigabit per second (Gbps) . In the described example, serial channel 215 operates at a data rate of 3.125 Gbps.
- Fig. 3 is a block diagram of MGT 210 in accordance with one embodiment of the present invention. MGT 210 includes two parts: a high-speed analog serializer- deserializer, known as physical media access (PMA) 301, and a digital part known as the physical coding sublayer (PCS) 302.
- PMA physical media access
- PCS physical coding sublayer
- the high-speed analog serializer-deserializer of PMA 301 includes transmit PLL 351, serializer 352, receive PLL 361, deserializer 362 and pads P1-P4.
- PMA 301 also includes clock multiplexer circuit 303, which in turn, includes 2-to-l multiplexers 311-313, configuration memory cell 321, up- level shifters 331-333 and down-level shifter 341.
- clock multiplexer circuit 303 the various elements of MGT 210 are known to those of ordinary skill in the art. For example, one convention MGT is described by "Quad 3.125 Gbps Serial Transceiver", a data sheet for Part No. TLK3104SA provided by Texas Instruments, Aug. 2000, Rev. July 2001.
- Clock multiplexer circuit 303 is configured to receive the REF_CLK_2.5V clock signal, the REF_CLK2_2.5V clock signal, the REF_CLK_1.5V clock signal, and the
- multiplexer 311 is configured to receive the REF_CLK_2.5V and REF_CLK2_2.5V clock signals from dedicated clock traces 211 and 212, respectively.
- Multiplexer 312 is configured to receive the REF_CLK_1.5V and REF_CLK2_1.5V clock signals from clock routing paths 213 and 214, respectively.
- Multiplexers 311 and 312 are controlled in response to a reference clock select signal (REF_CLK_SEL) , which is an input signal provided on line 322 from the core logic fabric 250 to PMA 301.
- the core logic fabric 250 uses 1.5 Volt signaling.
- the REF_CLK_SEL signal is sufficient to switch 1.5 Volt signals through multiplexer 312.
- Up- level shifter 331 converts the REF_CLK_SEL signal to a 2.5 Volt level, thereby enabling this signal to switch 2.5 Volt signals through multiplexer 311.
- multiplexers 311 and 312 pass the REF_CLK_2.5V and REF_CLK_1.5V signals, respectively. Conversely, if the REF_CLK_SEL signal has a logic "1" value, then multiplexers 311 and 312 pass the REF_CLK2_2.5V and REF_CLK2_1.5V signals, respectively.
- the signal passed by multiplexer 311 is provided to the "1" input terminal of multiplexer 313.
- the signal passed by multiplexer 312 is shifted to a 2.5 Volt signal level by up-level shifter 332 and is provided to the "0" input terminal of multiplexer 313.
- Multiplexer 313 is controlled in response to a configuration data value (REF_CLK_V_SEL) stored by configuration memory cell 321.
- Configuration memory cell 321 is a part of the configuration memory array of PLD 200.
- Configuration memory cell 321 is programmed to store a logic "0" or a logic "1" configuration data value during configuration of PLD 200.
- the REF_CLK_V_SEL signal stored by configuration memory cell 321 is converted to a 2.5 Volt level by up-level shifter 333, thereby enabling REF_CLK_V_SEL to control the selection of the 2.5 Volt signals applied to multiplexer 313.
- multiplexer 313 routes the reference clock signal routed by multiplexer 312 (i.e., REF_CLK_1.5V or REF_CLK2_1.5V) . Conversely, if the REF_CLK_V_SEL signal has a logic "1" value, then multiplexer 313 routes the reference clock signal routed by multiplexer 311 (i.e., REF_CLK_2.5V or REF_CLK2_2.5V) .
- the clock signal routed by multiplexer 313 is used as a reference clock signal (PMA_REF_CLK) for controlling PMA 301.
- the selected clock signal is routed through a down-level shifter (e.g., down-level shifter 221 or 222), multiplexers 312-313 and up-level shifter 332.
- a down-level shifter e.g., down-level shifter 221 or 222
- multiplexers 312-313 e.g., multiplexers 312-313
- up-level shifter 332 e.g., the down-level shifter and up-level shifter 332 will introduce jitter to the resulting PMA_REF_CLK signal.
- MGT 210 will exhibit a slightly smaller frequency bandwidth in response to the general-purpose clock signals.
- the configuration of clock multiplexer 303 advantageously provides flexibility in selecting the PMA_REF_CLK signal from several different sources.
- the PMA_REF_CLK signal provided by multiplexer 313 is routed to transmit PLL 351, receive PLL 361 and down-level shifter 341.
- Down-level shifter 341 converts the 2.5 Volt PMA_REF_CLK signal to a 1.5 Volt signal level, thereby creating a reference clock signal (PCS_REF_CLK) for controlling PCS 302.
- the PCS_REF_CLK signal is used to operate PCS 302 in a manner known to those skilled in the art.
- down-level shifter 341 adds a small delay, thereby ensuring that the PCS_REF_CLK signal slightly lags the PMA_REF_CLK signal.
- Transmit PLL 351 generates a serializing clock signal (PMA_SER_CLK) in response to the PMA_REF_CLK signal. Note that the feedback clock signal used by transmit PLL 351 is not illustrated for purposes of clarity. Transmit PLL 351 is configured to generate a PMA_SER_CLK signal that has a frequency N/2 times greater than the frequency of the
- PMA_REF_CLK signal where N is the width of the input data bus coupled to core logic 250. In the described embodiment, N is equal to 20.
- a 20-bit data value is provided from core logic 250, through PCS 302, to serializer 352.
- Serializer 352 shifts this 20-bit data value out to pads P1-P2 in a serial manner (as a differential data signal on two lines) .
- Serializer 352 multiplexes out data bits at both rising and falling edges of the PMA_SER_CLK signal in a serial manner.
- the PMA_REF_CLK signal has a frequency of 156.25 MHz
- the PMA_SER_CLK has a frequency of 1.5625 GHz (10 x 156.25 MHz).
- serializer 352 clocked at a frequency of 156.25 MHz.
- serializer 352 provides differential serial data to pads P1-P2 at a data rate of 3.125 Gbps. Pads P1-P2 are coupled to full-duplex serial channel 215, which is located external to PLD 200.
- Pads P3-P4 are also coupled to serial channel 215.
- Pads P3-P4 receive differential serial data at a data rate of 3.125 Gbps from serial channel 215. This differential serial data is provided to deserializer 362.
- Receive PLL 361 provides a deserializing clock signal (PMA_DES_CLK) to deserializer 362.
- the PMA_DES_CLK signal has the same frequency as the PMA_REF_CLK signal.
- Deserializer 362 samples the received serial data at the frequency of the PMA_DES_CLK signal, thereby creating 20-bit data values.
- deserializer 362 samples the 3.125 Gbps serial data at a frequency of 156.25 MHz, thereby providing a stream of 20-bit wide data values at a frequency of 156.25 MHz. This data stream is provided to core logic 250 as illustrated.
- Fig. 4 is a circuit diagram of multiplexer 311 in accordance with one embodiment of the present invention.
- multiplexers 312 and 313 are identical to multiplexer 311.
- Multiplexer 311 includes NAND gates 401-402, pass gates 403-404, and inverter 405.
- Inverter 405 is coupled to receive the REF_CLK_SEL signal, and in response, provides the REF_CLK_SEL# signal.
- NAND gate 401 is coupled to receive the REF_CLK2_2.5V signal and the REF_CLK_SEL signal.
- NAND gate 402 is coupled to receive the REF_CLK_2.5V signal and the REF_CLK_SEL# signal.
- Transmission gate 403 includes a p- channel transistor coupled to receive the REF_CLK_SEL# signal, and an n-channel transistor coupled to receive the REF_CLK_SEL signal.
- Transmission gate 404 includes a p- channel transistor coupled to receive the REF_CLK_SEL signal, and an n-channel transistor coupled to receive the REF_CLK_SEL# signal.
- the REF_CLK_SEL signal enables one of NAND gates 401-402 and the corresponding transmission gate 403-404.
- the REF_CLK_SEL signal has a logic "0" value
- NAND gate 402 and transmission gate 404 are enabled, thereby allowing the inverse of the REF_CLK_2.5V signal to be routed as the OUTPUT clock signal.
- the logic "0" REF_CLK_SEL signal disables NAND gate 401, thereby de-coupling the REF_CLK2_2.5V signal from transmission gate 403, which is also disabled by the logic "0" REF_CLK_SEL signal. This de-coupling prevents the REF_CLK2_2.5V signal from introducing jitter to the OUTPUT clock signal via transmission gate 403.
- multiplexer 311 routes the inverse of the REF_CLK_2.5V clock signal as the OUTPUT clock signal without adding a significant amount of jitter to this clock signal.
- Multiplexer 311 operates in a similar manner to enable NAND gate 401 and transmission gate 403 (and disable NAND gate 402 and transmission gate 404) when the REF_CLK_SEL signal has a logic "1" value.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Electronic Switches (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA2477963A CA2477963C (en) | 2002-03-01 | 2003-02-28 | Low jitter clock for a multi-gigabit transceiver on a field programmable gate array |
JP2003573530A JP4558326B2 (en) | 2002-03-01 | 2003-02-28 | Low jitter clock for multi-gigabit transceivers in programmable devices |
EP03743725A EP1481309B1 (en) | 2002-03-01 | 2003-02-28 | Low jitter clock for a multi-gigabit transceiver on a field programmable gate array |
DE60315806T DE60315806T2 (en) | 2002-03-01 | 2003-02-28 | JITTER-ARMER TAKT FOR A MULTIGIGABIT TRANSMITTER / RECEIVER ON AN INSTALLATION PROGRAMMABLE GATE ARRAY |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/090,239 | 2002-03-01 | ||
US10/090,239 US6911842B1 (en) | 2002-03-01 | 2002-03-01 | Low jitter clock for a physical media access sublayer on a field programmable gate array |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003075138A1 true WO2003075138A1 (en) | 2003-09-12 |
WO2003075138A8 WO2003075138A8 (en) | 2004-03-04 |
Family
ID=27787601
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/006238 WO2003075138A1 (en) | 2002-03-01 | 2003-02-28 | Low jitter clock for a multi-gigabit transceiver on a field programmable gate array |
Country Status (6)
Country | Link |
---|---|
US (1) | US6911842B1 (en) |
EP (1) | EP1481309B1 (en) |
JP (1) | JP4558326B2 (en) |
CA (1) | CA2477963C (en) |
DE (1) | DE60315806T2 (en) |
WO (1) | WO2003075138A1 (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7885320B1 (en) | 2003-09-11 | 2011-02-08 | Xilinx, Inc. | MGT/FPGA clock management system |
US7425841B2 (en) | 2004-02-14 | 2008-09-16 | Tabula Inc. | Configurable circuits, IC's, and systems |
US7126406B2 (en) * | 2004-04-30 | 2006-10-24 | Xilinx, Inc. | Programmable logic device having an embedded differential clock tree |
US7129765B2 (en) * | 2004-04-30 | 2006-10-31 | Xilinx, Inc. | Differential clock tree in an integrated circuit |
US7243329B2 (en) * | 2004-07-02 | 2007-07-10 | Altera Corporation | Application-specific integrated circuit equivalents of programmable logic and associated methods |
US7330050B2 (en) * | 2004-11-08 | 2008-02-12 | Tabula, Inc. | Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements |
US7317331B2 (en) | 2004-11-08 | 2008-01-08 | Tabula, Inc. | Reconfigurable IC that has sections running at different reconfiguration rates |
US7536666B1 (en) * | 2004-11-19 | 2009-05-19 | Xilinx, Inc. | Integrated circuit and method of routing a clock signal in an integrated circuit |
US7230869B1 (en) | 2005-03-15 | 2007-06-12 | Jason Redgrave | Method and apparatus for accessing contents of memory cells |
US20070008004A1 (en) * | 2005-07-11 | 2007-01-11 | Vikram Santurkar | Apparatus and methods for low-power routing circuitry in programmable logic devices |
US8112468B1 (en) | 2007-03-22 | 2012-02-07 | Tabula, Inc. | Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC |
EP2201569A4 (en) * | 2007-09-06 | 2011-07-13 | Tabula Inc | Configuration context switcher |
US8736340B2 (en) | 2012-06-27 | 2014-05-27 | International Business Machines Corporation | Differential clock signal generator |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260611A (en) * | 1991-09-03 | 1993-11-09 | Altera Corporation | Programmable logic array having local and long distance conductors |
EP0575050A1 (en) * | 1992-06-19 | 1993-12-22 | Actel Corporation | Clock distribution scheme for user-programmable logic array architecture |
EP0596658A1 (en) * | 1992-11-04 | 1994-05-11 | AT&T Corp. | Low-skew signal routing in a programmable array |
US5446914A (en) * | 1992-12-22 | 1995-08-29 | National Semiconductor Corporation | Twisted pair and attachment unit interface (AUI) coding and transceiving circuit with full duplex, testing, and isolation modes |
US6133750A (en) * | 1998-04-27 | 2000-10-17 | Lattice Semiconductor Corp. | Combination of global clock and localized clocks |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2770656B2 (en) * | 1992-05-11 | 1998-07-02 | ヤマハ株式会社 | Integrated circuit device |
JPH07219669A (en) * | 1994-01-28 | 1995-08-18 | Hitachi Ltd | Input circuit, clock generating circuit, and data processor |
JPH113945A (en) * | 1997-06-12 | 1999-01-06 | Nec Corp | Clock tree design method of semiconductor integrated circuit and semiconductor integrated circuit by the same |
JPH11260928A (en) * | 1998-03-13 | 1999-09-24 | Nec Kansai Ltd | Semiconductor logic circuit device |
JP2000215152A (en) * | 1999-01-22 | 2000-08-04 | Nec Ic Microcomput Syst Ltd | Dma control circuit |
JP3555077B2 (en) * | 2000-03-30 | 2004-08-18 | Necエレクトロニクス株式会社 | Clock distribution circuit for programmable logic devices |
-
2002
- 2002-03-01 US US10/090,239 patent/US6911842B1/en not_active Expired - Lifetime
-
2003
- 2003-02-28 WO PCT/US2003/006238 patent/WO2003075138A1/en active IP Right Grant
- 2003-02-28 CA CA2477963A patent/CA2477963C/en not_active Expired - Lifetime
- 2003-02-28 JP JP2003573530A patent/JP4558326B2/en not_active Expired - Lifetime
- 2003-02-28 DE DE60315806T patent/DE60315806T2/en not_active Expired - Lifetime
- 2003-02-28 EP EP03743725A patent/EP1481309B1/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260611A (en) * | 1991-09-03 | 1993-11-09 | Altera Corporation | Programmable logic array having local and long distance conductors |
EP0575050A1 (en) * | 1992-06-19 | 1993-12-22 | Actel Corporation | Clock distribution scheme for user-programmable logic array architecture |
EP0596658A1 (en) * | 1992-11-04 | 1994-05-11 | AT&T Corp. | Low-skew signal routing in a programmable array |
US5446914A (en) * | 1992-12-22 | 1995-08-29 | National Semiconductor Corporation | Twisted pair and attachment unit interface (AUI) coding and transceiving circuit with full duplex, testing, and isolation modes |
US6133750A (en) * | 1998-04-27 | 2000-10-17 | Lattice Semiconductor Corp. | Combination of global clock and localized clocks |
Also Published As
Publication number | Publication date |
---|---|
WO2003075138A8 (en) | 2004-03-04 |
JP4558326B2 (en) | 2010-10-06 |
DE60315806D1 (en) | 2007-10-04 |
US6911842B1 (en) | 2005-06-28 |
EP1481309B1 (en) | 2007-08-22 |
DE60315806T2 (en) | 2008-05-15 |
CA2477963C (en) | 2012-06-05 |
EP1481309A1 (en) | 2004-12-01 |
CA2477963A1 (en) | 2003-09-12 |
JP2005519385A (en) | 2005-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3634335B2 (en) | Programmable semiconductor device and method for transferring data | |
US7590211B1 (en) | Programmable logic device integrated circuit with communications channels having sharing phase-locked-loop circuitry | |
US7088133B2 (en) | Programmable logic device with high speed serial interface circuitry | |
US8081706B2 (en) | Lane-to-lane skew reduction in multi-channel, high-speed, transceiver circuitry | |
EP1481309B1 (en) | Low jitter clock for a multi-gigabit transceiver on a field programmable gate array | |
US7098685B1 (en) | Scalable serializer-deserializer architecture and programmable interface | |
US7715467B1 (en) | Programmable logic device integrated circuit with dynamic phase alignment capabilities | |
US7272677B1 (en) | Multi-channel synchronization for programmable logic device serial interface | |
US7555667B1 (en) | Programmable logic device integrated circuit with dynamic phase alignment capabilities and shared phase-locked-loop circuitry | |
US7340021B1 (en) | Dynamic phase alignment and clock recovery circuitry | |
US6888376B1 (en) | Multiple data rates in programmable logic device serial interface | |
US7920014B2 (en) | Semiconductor integrated circuit device | |
US6952115B1 (en) | Programmable I/O interfaces for FPGAs and other PLDs | |
US7180972B1 (en) | Clock signal circuitry for multi-protocol high-speed serial interface circuitry | |
US6867616B1 (en) | Programmable logic device serial interface having dual-use phase-locked loop circuitry | |
US20090248945A1 (en) | Noise reducing methods and circuits | |
US9041432B2 (en) | Clock multiplexing and repeater network | |
US6930509B2 (en) | Programmable input/output block | |
US20110255867A1 (en) | Phase selector | |
Tanahashi et al. | A 2 Gb/s 21 CH low-latency transceiver circuit for inter-processor communication | |
KR20180091221A (en) | Dual-mode io transceiver driver for wired channel | |
US6925575B2 (en) | Selectable clocking synchronization of a parallel-to-serial converter and memory | |
US20050024089A1 (en) | Physical layers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
CFP | Corrected version of a pamphlet front page |
Free format text: UNDER (54) PUBLISHED TITLE REPLACED BY CORRECT TITLE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003743725 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003573530 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2477963 Country of ref document: CA |
|
WWP | Wipo information: published in national office |
Ref document number: 2003743725 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2003743725 Country of ref document: EP |