WO2003012992A3 - Clock induced supply noise reduction method and apparatus for a latch based circuit - Google Patents

Clock induced supply noise reduction method and apparatus for a latch based circuit Download PDF

Info

Publication number
WO2003012992A3
WO2003012992A3 PCT/US2002/023969 US0223969W WO03012992A3 WO 2003012992 A3 WO2003012992 A3 WO 2003012992A3 US 0223969 W US0223969 W US 0223969W WO 03012992 A3 WO03012992 A3 WO 03012992A3
Authority
WO
WIPO (PCT)
Prior art keywords
based circuit
noise reduction
reduction method
supply noise
latch based
Prior art date
Application number
PCT/US2002/023969
Other languages
French (fr)
Other versions
WO2003012992A2 (en
Inventor
Brian W Amick
Claude R Gauthier
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/919,523 external-priority patent/US6552571B2/en
Priority claimed from US09/918,744 external-priority patent/US6549030B2/en
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to AU2002329652A priority Critical patent/AU2002329652A1/en
Priority to GB0401936A priority patent/GB2393340A/en
Publication of WO2003012992A2 publication Critical patent/WO2003012992A2/en
Publication of WO2003012992A3 publication Critical patent/WO2003012992A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/013—Modifications of generator to prevent operation by noise or interference
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails

Landscapes

  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A method and a apparatus for reducing the noise associated with a clock signal for a latch based circuit has been developed. The method includes storing a charge at a pre-determined time of the clock cycle and releasing the stored charge also at a pre-determined time of the clock cycle. The charge is released onto the power grid of the system served by the clock signal in synchronization with the operation of the latch.
PCT/US2002/023969 2001-07-31 2002-07-29 Clock induced supply noise reduction method and apparatus for a latch based circuit WO2003012992A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2002329652A AU2002329652A1 (en) 2001-07-31 2002-07-29 Clock induced supply noise reduction method and apparatus for a latch based circuit
GB0401936A GB2393340A (en) 2001-07-31 2002-07-29 Clock induced supply noise reduction method and apparatus for a latch based circuit

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US09/918,744 2001-07-31
US09/919,523 US6552571B2 (en) 2001-07-31 2001-07-31 Clock induced supply noise reduction apparatus for a latch based circuit
US09/918,744 US6549030B2 (en) 2001-07-31 2001-07-31 Clock induced supply noise reduction method for a latch based circuit
US09/919,523 2001-07-31

Publications (2)

Publication Number Publication Date
WO2003012992A2 WO2003012992A2 (en) 2003-02-13
WO2003012992A3 true WO2003012992A3 (en) 2004-04-01

Family

ID=27129758

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/023969 WO2003012992A2 (en) 2001-07-31 2002-07-29 Clock induced supply noise reduction method and apparatus for a latch based circuit

Country Status (4)

Country Link
AU (1) AU2002329652A1 (en)
GB (1) GB2393340A (en)
TW (1) TW561692B (en)
WO (1) WO2003012992A2 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4752703A (en) * 1987-04-23 1988-06-21 Industrial Technology Research Institute Current source polarity switching circuit
US5198699A (en) * 1988-09-09 1993-03-30 Texas Instruments Incorporated Capacitor-driven signal transmission circuit
EP0973260A1 (en) * 1998-07-17 2000-01-19 Semiconductor Technology Academic Research Center Low switching noise logic circuit
US6100729A (en) * 1998-03-25 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Output circuit, pulse width modulating circuit and semiconductor integrated circuit in which the level of ringing is reduced
US6191647B1 (en) * 1997-12-26 2001-02-20 Hitachi, Ltd. Low noise integrated circuit device for reducing a noise on LSI power supply nets to supply electric charges required to operate IC
WO2002027932A2 (en) * 2000-09-28 2002-04-04 Intel Corporation Output buffer with charge-pumped noise cancellation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4752703A (en) * 1987-04-23 1988-06-21 Industrial Technology Research Institute Current source polarity switching circuit
US5198699A (en) * 1988-09-09 1993-03-30 Texas Instruments Incorporated Capacitor-driven signal transmission circuit
US6191647B1 (en) * 1997-12-26 2001-02-20 Hitachi, Ltd. Low noise integrated circuit device for reducing a noise on LSI power supply nets to supply electric charges required to operate IC
US6100729A (en) * 1998-03-25 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Output circuit, pulse width modulating circuit and semiconductor integrated circuit in which the level of ringing is reduced
EP0973260A1 (en) * 1998-07-17 2000-01-19 Semiconductor Technology Academic Research Center Low switching noise logic circuit
WO2002027932A2 (en) * 2000-09-28 2002-04-04 Intel Corporation Output buffer with charge-pumped noise cancellation

Also Published As

Publication number Publication date
GB2393340A (en) 2004-03-24
TW561692B (en) 2003-11-11
WO2003012992A2 (en) 2003-02-13
AU2002329652A1 (en) 2003-02-17
GB0401936D0 (en) 2004-03-03

Similar Documents

Publication Publication Date Title
HU9800230D0 (en) Radiotelephone and method for calibration of timing
GB2405016B (en) System for improving timekeeping and saving energy on long-haul trains
WO2007035729A3 (en) Method of synchronizing a wireless device using an external clock
AU2001291073A1 (en) Methods and apparatus for clock management based on environmental conditions
HK1033713A1 (en) Power supply device, power supply method, portableelectronic apparatus, and electronic timepiece
AU3101200A (en) A wireless telephone that rapidly reacquires a timing reference from a wireless network after a sleep mode
HUP0104933A3 (en) Antiviral method using mek inhibitors
AU2003297686A8 (en) A method and system for remote tuning and clock synchronization
HK1029402A1 (en) Power supply device, control method for the power supply device, portable electronic device, timepiece, and control method for the timepiece
HK1028678A1 (en) High-temperature in-mh battery and a method for making the same
EP1026829A3 (en) Method and circuit for controlling the power supply in a communicaton device
EP1213627A4 (en) Power generating type electronic clock and method for controlling the same
AU2001261295A1 (en) Efficient clock start and stop apparatus for clock forwarded sytem i/o
WO2003012992A3 (en) Clock induced supply noise reduction method and apparatus for a latch based circuit
SG54324A1 (en) Power supply detect circuit operable shortly after an on/off cycle of the power supply
EP1077395A4 (en) Starting device for electromagnetic converter, and timepiece device
GB2371721B (en) Mobile phone capable of stopping main clock signal
EP1745546A4 (en) Method and apparatus for synchronizing a clock generator in the presence of jittery clock sources
EP1041462A4 (en) Power-saving electronic watch and method for operating electronic watch
GB9926609D0 (en) Method of,and circuit for,controlling the discharge of a battery
WO2002091577A8 (en) Clock noise reduction method and apparatus
GB9912655D0 (en) Method for generating electricity and refrigeration
GB2366169B (en) A method and an arrangement for preventing metastability
HK1047366A1 (en) A comparator and methods for voting therewith
MX9708712A (en) Timer for controlling an appliance having a plurality of pawls which rotate a camstack.

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG UZ VN YU ZA ZM

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref document number: 0401936

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20020729

Format of ref document f/p: F

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP