WO2003012406A1 - Methods and systems for microfluidic processing - Google Patents
Methods and systems for microfluidic processing Download PDFInfo
- Publication number
- WO2003012406A1 WO2003012406A1 PCT/US2002/009440 US0209440W WO03012406A1 WO 2003012406 A1 WO2003012406 A1 WO 2003012406A1 US 0209440 W US0209440 W US 0209440W WO 03012406 A1 WO03012406 A1 WO 03012406A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- supply voltage
- boost
- circuit
- voltage value
- Prior art date
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L3/00—Containers or dishes for laboratory use, e.g. laboratory glassware; Droppers
- B01L3/50—Containers for the purpose of retaining a material to be analysed, e.g. test tubes
- B01L3/502—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures
- B01L3/5027—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures by integrated microfluidic structures, i.e. dimensions of channels and chambers are such that surface tension forces are important, e.g. lab-on-a-chip
- B01L3/502738—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures by integrated microfluidic structures, i.e. dimensions of channels and chambers are such that surface tension forces are important, e.g. lab-on-a-chip characterised by integrated valves
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L7/00—Heating or cooling apparatus; Heat insulating devices
- B01L7/52—Heating or cooling apparatus; Heat insulating devices with provision for submitting samples to a predetermined sequence of different temperatures, e.g. for treating nucleic acid samples
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2200/00—Solutions for specific problems relating to chemical or physical laboratory apparatus
- B01L2200/06—Fluid handling related problems
- B01L2200/0673—Handling of plugs of fluid surrounded by immiscible fluid
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2200/00—Solutions for specific problems relating to chemical or physical laboratory apparatus
- B01L2200/10—Integrating sample preparation and analysis in single entity, e.g. lab-on-a-chip concept
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2300/00—Additional constructional details
- B01L2300/06—Auxiliary integrated devices, integrated components
- B01L2300/0627—Sensor or part of a sensor is integrated
- B01L2300/0636—Integrated biosensor, microarrays
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2300/00—Additional constructional details
- B01L2300/08—Geometry, shape and general structure
- B01L2300/0809—Geometry, shape and general structure rectangular shaped
- B01L2300/0816—Cards, e.g. flat sample carriers usually with flow in two horizontal directions
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2400/00—Moving or stopping fluids
- B01L2400/04—Moving fluids with specific forces or mechanical means
- B01L2400/0403—Moving fluids with specific forces or mechanical means specific forces
- B01L2400/0442—Moving fluids with specific forces or mechanical means specific forces thermal energy, e.g. vaporisation, bubble jet
Definitions
- the present invention relates generally to memory systems and in particular, to flash memory array systems and methods for producing a voltage boost circuit, wherein a voltage detection circuit (e.g., analog to digital converter, digital thermometer), may be used to measure the V C c applied to the voltage boost circuit, along with boost compensation circuitry to regulate the boost voltage output from inherent reflected V C c variations.
- the boost voltage may be applied to a wordline for read mode operations of memory cells.
- Flash and other types of electronic memory devices are constructed of thousands or millions of memory cells, adapted to individually store and provide access to data.
- a typical memory cell stores a single binary piece of information referred to as a bit, which has one of two possible states.
- the cells are commonly organized into multiple cell units such as bytes which comprise eight cells, and words which may include sixteen or more such cells, usually configured in multiples of eight.
- Storage of data in such memory device architectures is performed by writing to a particular set of memory cells, sometimes referred to as programming the cells. Retrieval of data from the cells is accomplished in a read operation.
- groups of cells in a memory device may be erased, wherein each cell in the group is programmed to a known state.
- the individual cells are organized into individually addressable units or groups such as bytes or words, which are accessed for read, program, or erase operations through address decoding circuitry, whereby such operations may be performed on the cells within a specific byte or word.
- the individual memory cells are typically comprised of a semiconductor structure adapted for storing a bit of data.
- many conventional memory cells include a metal oxide semiconductor (MOS) device, such as a transistor in which a binary piece of information may be retained.
- MOS metal oxide semiconductor
- the memory device includes appropriate decoding and group selection circuitry to address such bytes or words, as well as circuitry to provide voltages to the cells being operated on in order to achieve the desired operation.
- the erase, program, and read operations are commonly performed by application of appropriate voltages to certain terminals of the cell MOS device.
- an erase or program operation the voltages are applied so as to cause a charge to be stored in the memory cell.
- a read operation appropriate voltages are applied so as to cause a current to flow in the cell, wherein the amount of such current is indicative of the value of the data stored in the cell.
- the memory device includes appropriate circuitry to sense the resulting cell current in order to determine the data stored therein, which is then provided to data bus terminals of the device for access to other devices in a system in which the memory device is employed.
- Flash memory is a type of electronic memory media which can be rewritten and hold its content without power. Flash memory devices generally have life spans from 100K to 1MEG write cycles. Unlike dynamic random access memory (DRAM) and static random access memory (SRAM) memory chips, in which a single byte can be erased, flash memory is typically erased in fixed multi-bit blocks or sectors. Conventional flash memories are constructed in a cell structure wherein a single bit of information is stored in each flash memory cell. In such single bit memory architectures, each cell typically includes a MOS transistor structure having a source, a drain, and a channel in a substrate or P-well, as well as a stacked gate structure overlying the channel.
- MOS transistor structure having a source, a drain, and a channel in a substrate or P-well, as well as a stacked gate structure overlying the channel.
- the stacked gate may further include a thin gate dielectric layer (sometimes referred to as a tunnel oxide) formed on the surface of the P-well.
- the stacked gate also includes a polysilicon floating gate overlying the tunnel oxide and an interpoly dielectric layer overlying the floating gate.
- the interpoly dielectric layer is often a multilayer insulator such as an oxide-nitride-oxide (ONO) layer having two oxide layers sandwiching a nitride layer.
- a polysilicon control gate overlies the interpoly dielectric layer.
- the control gate is connected to a wordline associated with a row of such cells to form sectors of such cells in a typical NOR configuration.
- the drain regions of the cells are connected together by a conductive bitline.
- the channel of the cell conducts current between the source and the drain in accordance with an electric field developed in the channel by the stacked gate structure.
- each drain terminal of the transistors within a single column is connected to the same bitline.
- each flash cell associated with a given bit line has its stacked gate terminal coupled to a different wordline, while all the flash cells in the array have their source terminals coupled to a common source terminal.
- individual flash cells are addressed via the respective bitline and wordline using peripheral decoder and control circuitry for programming (writing), reading or erasing functions.
- Such a single bit stacked gate flash memory cell is programmed by applying a relatively high voltage to the control gate and connecting the source to ground and the drain to a predetermined potential above the source.
- a resulting high electric field across the tunnel oxide leads to a phenomena called "Fowler-Nordheim" tunneling.
- electrons in the core cell channel region tunnel through the gate oxide into the floating gate and become trapped in the floating gate since the floating gate is surrounded by the interpoly dielectric and the tunnel oxide.
- the threshold voltage of the cell increases. This change in the threshold voltage (and thereby the channel conductance) of the cell created by the trapped electrons is what causes the cell to be programmed.
- a certain voltage bias is applied across the drain to source of the cell transistor.
- the drain of the cell is the bitline, which may be connected to the drains of other cells in a byte or word group.
- the voltage at the drain in conventional stacked gate memory cells is typically provided at between 0.5 and 1.0 volts in a read operation.
- a voltage is then applied to the gate (e.g., the wordline) of the memory cell transistor in order to cause a current to flow from the drain to source.
- the read operation gate voltage is typically applied at a level between a programmed threshold voltage (V ⁇ ) and an unprogrammed threshold voltage. The resulting current is measured, by which a determination is made as to the data value stored in the cell.
- dual bit flash memory cells have been introduced, which allow the storage of two bits of information in a single memory cell.
- the bitline voltage required to read dual bit memory cells is typically higher than that of single bit, stacked gate architecture memory cells, due to the physical construction of the dual bit cell.
- some dual bit memory cell architectures require between 1.5 and 2.0 volts to properly bias the bitline or drain of such cells in a read operation.
- the voltage applied to the bitline or drain of the memory cell is derived from the memory device supply voltage (Vcc) > the ability to provide the higher bitline voltage required to read the newer dual bit memory cells may be impaired when the supply voltage is at or near lower rated levels.
- boosted voltage circuits apply a boosted wordline voltage for the read mode operations of memory cells.
- Vcc variations are typically reflected in the output of the boost voltage circuit which is supplied to the word line of the flash memory array, during a read operation.
- Such variations in wordline voltages from the boost circuit degrades the ability in the read mode circuitry to discriminate accurately whether or not a cell is programmed. Accordingly, there is a need for a means of compensation for the variations in the V c supply applied to the boosted voltage circuit, and for fast boost voltage regulation.
- a voltage detection circuit e.g., analog to digital converter, digital thermometer
- Vcc variations are typically reflected in the output of the boost voltage circuit which is supplied to the wordline of the flash memory array.
- the boost voltage is regulated, thereby enabling a more consistent read voltage on the wordline.
- a voltage value associated with the Vcc supply voltage is ascertained, for example, using an A D converter.
- the determined voltage value is then used to compensate or otherwise adjust a voltage boost circuit.
- a digital word representing the Vcc voltage value is used to vary effective capacitance values within the voltage boost circuit, thereby resulting in an output boost voltage that is substantially independent of variations in Vcc. Consequently, the present invention provides a generally constant boost voltage, for example, a boosted wordline voltage, which facilitates an accurate reading of flash memory cells despite fluctuations in the Vcc.
- the aspects of the invention find application in devices which include dual bit memory cells requiring higher bitline read voltages than single bit cells, and in association with memory devices employed in varying supply voltage applications.
- Fig.l is a plan view schematically illustrating an exemplary layout of a memory device
- Fig. 2 is a schematic diagram illustrating an exemplary core portion of a memory circuit
- Fig. 3 is a partial cross-sectional view of a conventional stacked gate memory cell
- Fig. 4 is a distribution plot illustrating a programmed cell threshold voltage distribution and an unprogrammed cell threshold voltage distribution of a number of core cells of an exemplary prior art flash memory array, and a typical read margin between the distribution plots;
- Fig. 5a is a simplified schematic illustration of an exemplary prior art voltage booster circuit for reading a memory cell
- Fig. 5b is a simplified timing diagram illustrating exemplary read mode timings and output of the voltage booster of Fig 5a;
- Fig. 6 is a system level functional block diagram illustrating an exemplary regulated voltage booster system in which various aspects of the invention may be carried out;
- Fig. 7 is a schematic illustration of an exemplary supply voltage level detection circuit, in accordance with an aspect of the invention.
- Fig. 8 is a schematic illustration of an exemplary voltage boost compensation circuit in accordance with another aspect of the invention.
- Fig. 9 is a schematic illustration of an equivalent circuit of an exemplary voltage booster circuit in accordance with one aspect of the invention
- Fig. 10 is a simplified schematic illustration of an exemplary regulated voltage booster system using an A D circuit for supply voltage compensation, in accordance with an aspect of the invention
- Fig. 11 is a schematic diagram illustrating an exemplary latch circuit according to the present invention
- Fig. 12 is a simplified schematic illustration of an exemplary regulated voltage booster system using an A D circuit for supply voltage compensation, together with two sets of exemplary resistor metal options for trimming the divider chain, in accordance with an aspect of the invention
- Fig. 13 is a schematic diagram illustrating an exemplary comparator with collective network resistances in a voltage divider relationship according to the present invention.
- Fig. 14 is a flow diagram illustrating an exemplary method for a regulated boost operation in association with an aspect of the present invention.
- the present invention relates to a flash memory array circuit for producing a boosted voltage which is substantially independent of V C c fluctuations, and which may be used as a boosted wordline voltage for the read mode operations of memory cells.
- the invention comprises a voltage boost circuit which provides a boosted voltage which is greater than the supply voltage.
- the V C c power supply is applied to the voltage boost circuit to supply power for the boost operation.
- V C c variations which were conventionally reflected in the output of the boost voltage circuit are identified and compensation for such variations are generated to thereby generate wordline voltages during a read mode which are substantially independent of variations in Vcc-
- the system incorporates a voltage detection circuit (e.g., analog to digital converter, digital thermometer), which is used to measure the V C c applied to the voltage boost circuit.
- the detected V C c value is then employed in a compensation circuit to vary in a manner in which the boost circuit output voltage is generated.
- the boost voltage can be regulated, enabling a more stable wordline read voltage. This allows proper read operations with respect to the memory cell of interest in the flash memory, even where the supply voltage varies.
- Another notable feature of the present invention relates to the elimination of the slow response time typical of voltage regulation circuits. Feedback, or other types of regulation response delays are of major concern in memory devices where word line rise times under about 20ns are desired.
- the inventors of the present invention have devised a method of compensation; this design technique has an advantage of eliminating the cycle of: waiting for the regulation circuit elements to respond to their own outputs, feeding these outputs back to their input circuit elements, waiting for another output, then attempting to correct for subsequent outputs and inputs in an iterative fashion.
- the supply voltage detection circuit e.g., analog to digital converter, digital thermometer
- Vcc supply voltage
- FV REF reference voltage
- Each comparison result yields an amount of compensation correction to the boost voltage circuit via the boost voltage compensation circuit.
- no feedback time is required in this method.
- the amount of compensation provided to the boost circuit output V B oos ⁇ is therefore regulated to the V C c n an iterative fashion based on the number of voltage detection and compensation elements desired.
- the resolution of the compensation desired may be adjusted to fit the specific requirements of the boosted voltage usage, for example, by increasing the A/D converter from an 8 bit to a 16 bit A/D converter.
- the voltage detection elements themselves may also be weighted ⁇ e.g., evenly, binarly, exponentially), or weighted in any other suitable fashion across the range of voltage detection, along with a weighting of their respective boost compensation circuit capacitors as may be desired.
- semiconductor memory devices typically include multiple individual components formed on or within a substrate. Such devices often comprise a high density section and a low density section.
- a memory device such as a flash memory 10 comprises one or more high density core regions 12 and a low density peripheral portion 14 on a single substrate 16.
- the high density core regions 12 typically include at least one MxN array of individually addressable, substantially identical memory cells and the low density peripheral portion 14 typically includes input/output (I/O) circuitry and circuitry for selectively addressing the individual cells (such as decoders for connecting the source, gate and drain of selected cells to predetermined voltages or impedances to enable designated operations of the cell such as programming, reading or erasing).
- I/O input/output
- Each memory cell 20 has a drain 22, wherein the drains of more than one cell are connected to a common bitline, a source 24, and a stacked gate 26.
- Each stacked gate 26 is coupled to a wordline (WL 0 , WLi, . . ., WL N ) while each drain 22 is coupled to a bitline (BL 0 , BL l . ., BL N ).
- each source 24 is coupled to a common source line CS.
- peripheral decoder and control circuitry not shown, each memory cell 20 may be addressed for programming, or reading functions, in a fashion known in the art.
- Fig. 3 provides a cross-sectional illustration of a typical memory cell 20 in the core region 12 of Figs. 1 and 2.
- a memory cell 20 typically includes the source 24, the drain 22 and a channel 28 in a substrate 30; and the stacked gate structure 26 overlying the channel 28.
- the stacked gate 26 includes a thin gate dielectric layer 32 (commonly referred to as the tunnel oxide) formed on the surface of the substrate 30.
- the tunnel oxide layer 32 coats a portion of the top surface of the silicon substrate 30 and serves to support an array of different layers directly over the channel 28.
- the stacked gate 26 includes a lower most or first film layer 38, such as doped polycrystalline silicon (polysilicon or poly I) layer which serves as a floating gate 38 that overlies the tunnel oxide 32.
- the various portions of the transistor 20 highlighted above are not drawn to scale in Fig. 3, but rather are illustrated as such for ease of illustration and to facilitate an understanding of the device operation.
- the interpoly dielectric layer 40 is often a multilayer insulator such as an oxide-nitride-oxide (ONO) layer having two oxide layers sandwiching a nitride layer, or in the an alternative can be another dielectric layer such as tantalum pentoxide.
- the stacked gate 26 includes an upper or second polysilicon layer (poly II) 44 which serves as a polysilicon control gate overlying the ONO layer 40.
- the control gates 44 of the respective cells 20 that are formed in a given row share a common wordline (WL) associated with the row of cells ⁇ see, e.g., Fig. 2).
- drain regions 22 of the respective cells in a vertical column are connected together by a conductive bitline (BL).
- BL conductive bitline
- the channel 28 of the cell 20 conducts current between the source 24 and the drain 22 in accordance with an electric field developed in the channel 28 by the stacked gate structure 26.
- the memory cell 20 is programmed by applying a relatively high gate voltage V G to the control gate 38 and a moderately high drain voltage V D to the drain 22 in order to produce "hot" (high energy) electrons in the channel 28 near the drain 22.
- the hot electrons accelerate across the tunnel oxide 32 and into the floating gate 34, which become trapped in the floating gate 38 because the floating gate 38 is surrounded by insulators (the interpoly dielectric 40 and the tunnel oxide 32).
- a threshold voltage (V ⁇ ) of the memory cell 20 increases. This change in the threshold voltage (and thereby the channel conductance) of the memory cell 20 created by the trapped electrons is what causes the memory cell 20 to be programmed.
- a predetermined gate voltage greater than the threshold voltage of an unprogrammed memory cell, but less than the threshold voltage of a programmed memory cell is applied to the control gate 44. If the memory cell 20 conducts (e.g., a sensed current in the cell exceeds a minimum value), then the memory cell 20 has not been programmed (the memory cell 20 is therefore at a first logic state, e.g., a one "1"). Conversely, if the memory cell 20 does not conduct (e.g., the current through the cell does not exceed a threshold value), then the memory cell 20 has been programmed (the memory cell 20 is therefore at a second logic state, e.g., a zero "0"). Thus, each memory cell 20 may be read in order to determine whether it has been programmed (and therefore identify the logic state of the data in the memory cell 20).
- the memory cells in a memory device may comprise dual bit architectures requiring higher bitline voltages at the drain of the individual cells in order to properly perform read operations.
- a voltage boosting circuit is needed to boost the bitline voltage in conditions where the supply voltage is insufficient to allow proper read operations.
- the boost voltage will reflect the Vcc changes.
- the present invention overcomes or minimizes these problems by providing a voltage boost, and compensation for the reflected Vcc variations in the voltage boost circuit, enabling a wordline boost voltage which is substantially independent of Vcc variations, thus providing more reliability in read operations.
- Figure 4 illustrates the need for a widely separated distribution 200 of unprogrammed 250 and programmed 260 cell threshold voltages.
- a read mode wordline voltage 230 is selected somewhere midway within the read margin 240. This wordline voltage 230 is then applied to the specified wordline to see whether or not the flash cell of interest is conducting and thus provide a determination as to whether the cell threshold is above the word line voltage and therefore the cell is programmed, or below the wordline voltage, and therefore the cell is unprogrammed.
- an additional aspect of the current invention provides for the regulation, or compensation of the reference, and boost voltages.
- FIG. 5a illustrates a prior art voltage booster circuit 300 for feeding the wordline in a memory cell read operation.
- a boost signal 312 goes low
- a BOOSTHV signal which is generated with a high voltage inverter 327, goes high.
- a VBOOST potential 325 on the high voltage inverter 327 causes saturated conduction of an n-mos transistor 330, for example, whereby the Vcc conducts substantially through transistor 330 to precharge the boost capacitor CB at 320 and load capacitor CL at 340 to Vcc while the BOOST terminal 315 is held at ground.
- the BOOST signal 312 commands the transistor 330 to turn-off by going high, and the BOOST terminal 315 is switched from ground to Vcc. Therefore, the charge voltage on the boost capacitor is now added to the Vcc voltage to force a charge sharing between CB and CL such that a new voltage is generated at the VBOOST terminal 310 which is greater than Vcc but less than twice Vcc.
- the actual VBOOST terminal 310 voltage can be calculated as follows:
- VBOOST - VCC CB + CLVCC
- VBOOST would result in a voltage mid-way between Vcc and 2Vcc for the prior art voltage booster. Note, however, that VBOOST is a function of Vcc as well as the values of CB and CL. Therefore, as Vcc varies, the boost voltage output VBOOST will also vary. As discussed above, such variations in VBOOST are undesirable since they can lead to read errors.
- Figure 5b demonstrates an exemplary timing diagram 350 for the read mode timings and output of the exemplary voltage booster of Figure 5a. Portions of the timing diagram of Figure 5b will be used to describe the operation of the prior art Figure 5a, and other portions of the timing diagram of Figure 5b will be used as a reference to explain the operations of an exemplary system of figures 6 and following, according to the invention.
- the Access Transition Period ATD 360 goes high for about 15 to 20 ns during which time a precharge of the grounded boost capacitor 320 and load capacitor CL (340) takes place from about 0 volts to about Vcc, shown along the VBOOST charge curve 365.
- ATD goes low again, while BOOST terminals 312 and 315 are switched to Vcc, and forces boost capacitor CB (320) to share its charge plus the Vcc supply voltage with load capacitor CL (340) so that both CB & CL charge share from Vcc to approximately 4.5 volts, shown along the VBOOST charge curve 370.
- VBOOST will also vary by about 1.2 volts, as shown at 380, making VBOOST at 310 a function of Vcc as symbolized at 310.
- the LATCH_EN timing 375 will be discussed in more detail later in conjunction with the A/D functions of the present invention, wherein the outputs of various comparators will be latched to ensure a stable output voltage.
- the LATCH_EN timing 375 begins, for example, at time t> (357), about 10ns to 12ns after ti, and lasts through the b at 359 until the end of the boost operation, wherein the Vcc measurement data present on the A/D converter is latched to the output of the A D converter.
- FIG. 6 is a system level functional block diagram illustrating an exemplary regulated voltage booster system 400 in which various aspects of the invention may be carried out.
- the regulated voltage booster system 400 takes Vcc 415 and ground 420 into an analog to digital converter (A D) 410, to sample and measure the level of the supply voltage, for example, by comparing a reference voltage FVREF 425 output from an independent band-gap reference voltage circuit 430, switched on at time to as shown in waveform 426, to one or more target supply levels set by the supply voltage Vcc.
- a D analog to digital converter
- the A/D 410 outputs one or more voltage level detection signals 435 (which reflect the determined value of Vcc) to a voltage boost compensation circuit 440 which generates compensation ⁇ e.g., by switching one or more boost compensation capacitor terminals to either Vcc or ground depending on the supply level detected relative to a target supply level set by the reference voltage 425).
- the voltage boost circuit 450 uses timing mode signal BOOSTHV 455, and the compensation data from circuit 440 to vary an amount of boost to thereby generate an output voltage VBOOST which is substantially independent of variations in Vcc,
- circuit 450 may couple the boost compensation capacitors in parallel with either a boost capacitor, or a load capacitor thereof. In the above exemplary manner, the VBOOST output 470 of the voltage boost circuit 450 has been boosted to the final target level.
- the inventors Since speed is a high priority during the read operations, the inventors have also taken advantage of the ATD signal timing interval of the present invention, to detect the Vcc using the A/D converter, so that time is not wasted separately measuring the Vcc and charging the compensation capacitors.
- the ATD timing is therefore used to charge the boost capacitors and load capacitors, and is also used to detect the value of Vcc
- Fig. 7 is a schematic diagram illustrating an exemplary supply voltage level detection circuit 575 (e.g., analog to digital converter, digital thermometer), which may correspond to circuit 410 of Figure 6 m accordance with an aspect of the invention.
- the Vcc supply voltage level is sampled and measured relative to a reference level set by the reference voltage FVREF 585 output from a reference voltage circuit 580 ⁇ e.g., a band-gap reference circuit of about 1.2 volts).
- the supply voltage may be compared by comparators 590 to the reference voltage FVREF 585, in as many individual partitions (or bits), as is necessary to achieve the desired resolution shown by an n bit A/D converter 575 and discrete outputs 595 ADO through ADn (596, 597, 598).
- a sample of the Vcc is applied thru a voltage divider to the inverting inputs of the comparators 590, and the reference voltage FVREF 585 is applied to the nonmvertmg inputs, however, numerous techniques of biasing, and dividing the supply voltage may be obvious, to otherwise produce one or more outputs from the voltage detection circuit 575 which may be used to ascertain the value associated with Vcc and any such alternative detection circuits are contemplated as falling withm the scope of the present invention.
- the Vcc measurement data present on the A/D converter is latched to the output of the A D converter, thereby enabling (e.g., latching at a time when A/D output data is stable) a set of compensation capacitors 520 of Figuie 8.
- the latching mechanism is resident withm the various comparators 590, however, as will be illustrated later, such latching functionality may be employed as a subsequent, discrete circuit, as may be desired.
- FIG. 8 is a simplified schematic illustration of an exemplary voltage boost compensation circuit 500 in accordance with another aspect of the invention which may correspond to circuit 440 of Figure 6
- the VBOOST compensated output 510 is a function of the original boost circuit components comprised of the boost capacitor CB 525, and the load capacitor CL 540, and is supplemented with the boost compensation circuitry 505.
- the boost compensation circuitry 505 takes its inputs from the ADO thru ADn sync inputs from the voltage detection circuit 575 of Figure 7. As a compensation capacitor 520 is selected, by the corresponding A/D Sync input from the stable latched A D output, the compensation circuit 505 is operable to switch the boost compensation capacitor 520 between Vcc and ground depending on the supply level detected relative to a reference level set by the reference voltage VREF 585.
- the Vcc voltage precharges the load capacitor CL 540, and the boost capacitor CB 525, which is switched to ground by the BOOST terminal 527, along with the selected boost compensation capacitors Co n 520, which are also grounded by the selection 515, and the load capacitor CL 540, which is held at ground.
- the BOOSTHV switch 530 opens and the BOOST terminal 527 of the boost capacitor CB 525 is switched back to Vcc, along with the selected boost compensation capacitors Co n 520 (based on the detected level of Vcc), which are also now switched to Vcc by the selection 515.
- VBOOST would be elevated to 2Vcc, however, load capacitor CL 540, is still held at ground, and the nonselected compensation capacitors of 520 are now switched to ground. This forces all the precharge stored in CB, and the selected Co hail capacitors to charge share among all the capacitors on the VBOOST output 510 bringing the boosted voltage to the final target level.
- Fig. 9 is a schematic illustration of an equivalent circuit of an exemplary voltage booster 550 in accordance with one aspect of the invention, and as described in Figure 8 for circuit 500.
- Geff is the effective total boost capacitance 565 as seen by the boost circuit 550, comprising CB, plus all the voltage detector selected capacitors Co + ...Gi.
- Geff is the effective total load capacitance 570, comprising CL, plus all the voltage detector nonselected capacitors G+...C «; as seen by the boost circuit 550 and impressed on the VBOOST 555 output line. Therefore the effective boost capacitance C ⁇ eff and effective load capacitance Qeff is a function of Vcc.
- Figure 9 illustrates a set of arbitrary examples for Geff and C-eff. Therefore, the effective VBOOST terminal voltage 555 of Figure 9 for one arbitrary example of the present invention becomes-
- VBOOST ((2C B eff + Geff)/(Geff + Geff))Vcc where.
- Fig. 10 is a schematic illustration of an exemplary regulated voltage booster system 600 using an A/D circuit 610 for supply voltage compensation, m accordance with an aspect of the invention.
- This exemplary system comprises an eight bit A/D converter for the voltage detection circuit 610 which uses comparators 630 to detect the supply voltage level by comparing voltages to a reference voltage FVREF output 655 from a reference voltage supply circuit 652.
- the system 600 also comprises a boost compensation circuit 620 comprising, for example, eight (8) latch circuits 653 which are operable to latch the output of each respective comparator circuit 630 m accordance with a predetermined timing for output voltage stability purposes.
- each of the latch circuits 653 selectively drive a conesponding boost compensation capacitor 625, for example, for coupling select boost compensation capacitors 625 in parallel with the boost capacitor CB or the load capacitor CL, respectively.
- the system 600 further includes a voltage boost circuit 640 comprising a boost capacitor C B , BOOSTHV precharge transistor, and C load capacitor (e.g., the capacitance of the word line).
- the input reference voltage waveform 655 illustrates that the reference voltage may be turned on with the ATD mode timing.
- the output V B oos ⁇ waveform 695 illustrates the precharge curve between to and tj, and the charge sharing charge curve between times ti and t 2 .
- the exemplary system 600 of Fig. 10 operates in the following manner.
- a plurality of different voltages (661, 662, and 663) which are a function of Vcc are each input to a comparator circuit 630 that also receives the reference voltage FVR EF .
- the outputs 635 of the comparators form a digital word (e.g. ,
- V C c the values of V C c will be employed as compensation to vary C B eff and C L eff in order to make V BO os ⁇ substantially independent of variations in V C c-
- the Vcc measurement data present on the A/D converter is latched to the output 635 of the A/D converter 630 during the LATCH_EN timing (375 of Figure 5b), to synchronize (coincide) with the selection of a set of compensation capacitors 625 of the compensation circuit 620 which reflects the digital word.
- the latch circuits 653 of Fig. 10 may be employed as a circuit illustrated in Fig. 11, and designated at reference numeral 700.
- the latch circuit 700 is enabled via the LATCH_EN signal 720 to pass the data value (e.g., ADO) which is then transmitted to its respective capacitor terminal 730 based on the transition of a boost signal 740.
- a boost signal 740 for example, for each latch circuit the data values are not output to the capacitors during the ATD timing.
- Fig. 12 is another schematic illustration of an exemplary regulated voltage booster system 800 using an A D circuit 810 for supply voltage compensation, in accordance with an aspect of the invention.
- This exemplary circuit is similar to the circuit of Figure 10 except for the addition of two sets of metal options resistor circuits 860 and 870, which provide for selective trimming of the span, and offset of the resistor divider chain which biases the comparator circuits 830 of the A/D 810.
- the metal options resistor circuits provide for trimming and matching of the band-gap reference voltage circuit 852 and an expected output FVREF 855 to the desired switching voltages of the comparator circuits 830 of the A/D 810.
- the resistor ladder network employed in the Vcc detect circuits 610 and 810 of Figs. 10 and 12, respectively, may be designed to further compensate for variations of the reference voltage FVREF with respect to Vcc.
- FVREF is a reference voltage that may be generated, for example, via a bandgap reference type circuit. Accordingly, FVREF is not absolutely constant, but instead is a value that varies slightly with respect to variations in the supply voltage Vcc. For example, it has been found in one exemplary bandgap reference circuit that the target reference voltage of 1.2V actually varies between about 1.15V and about 1.25V for variations in Vcc between about 2.6V and 3.5V, respectively. As may be appreciated, if FVREF varies with respect to Vcc, the digital word provided at the comparator outputs (e.g., AD0-AD7) may not accurately reflect the true value of Vcc as desired.
- resistance values for the resistor ladder or network are selected that compensate for variations in FVREF due to Vcc variations in order to accurately determine the actual Vcc value.
- FIG. 14 an exemplary method 900 is illustrated for regulating the boost operation in a memory device. While the exemplary method 900 is illustrated and described herein as a series of acts or events, it will be appreciated that the present invention is not limited by the illustrated ordering of such acts or events, as some steps may occur in different orders and/or concurrently with other steps apart from that shown and described herein, in accordance with the invention. In addition, not all illustrated steps may be required to implement a methodology in accordance with the present invention. Moreover, it will be appreciated that the method 900 may be implemented in association with the apparatus and systems illustrated and described herein as well as in association with other systems not illustrated.
- the method 900 comprises applying a supply voltage to a voltage level detection circuit, and determining the level difference relative to a target value set by a reference voltage, in order to control one or more capacitors used in a boost voltage compensation circuit corresponding to the supply error, and to correct for the supply level error reflected in the output of a voltage boost circuit.
- the regulated boost operation method begins at step 902.
- the supply voltage e.g., Vcc
- a supply voltage detection circuit e.g., analog to digital converter, digital thermometer.
- the supply voltage level detection circuit generates one or more supply voltage level detection signals (e.g., 435 associated in Fig.
- the boost compensation circuit in response to the a Vcc compared to a target value set by the reference voltage, in order to apply the supply voltage level detection signals to a boost compensation circuit at 908, wherein the boosted voltage is greater than the supply voltage.
- the boost compensation circuit generates one or more boosted voltage compensation signals (e.g.,
- the methodology 900 thus provides for quick, accurate voltage boosting in a voltage boost circuit which uses an A/D converter to compensate for Vcc voltage variations, which may be applied to core cells during read operations of flash memory arrays.
- the method 900 generates a VBOOST voltage which is substantially independent of variations in Vcc.
- Other variants of methodologies may be provided in accordance with the present invention, whereby compensation or regulation of a boosted voltage is accomplished.
- the circuit and associated method may be used in the field of integrated circuit design to provide a boost circuit employing compensation to regulate the boost voltage output despite V C c variations.
Landscapes
- Chemical & Material Sciences (AREA)
- Health & Medical Sciences (AREA)
- Clinical Laboratory Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Health & Medical Sciences (AREA)
- Analytical Chemistry (AREA)
- Hematology (AREA)
- Dispersion Chemistry (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biochemistry (AREA)
- Molecular Biology (AREA)
- Apparatus Associated With Microorganisms And Enzymes (AREA)
- Read Only Memory (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES02715213.1T ES2683698T3 (en) | 2001-07-26 | 2002-03-27 | Methods and systems for microfluidic processing |
EP02715213.1A EP1438567B1 (en) | 2001-07-26 | 2002-03-27 | Methods and systems for microfluidic processing |
EP18185265.8A EP3427834A1 (en) | 2001-07-26 | 2002-03-27 | Methods and systems for microfluidic processing |
JP2003517550A JP4596776B2 (en) | 2001-07-26 | 2002-03-27 | Microfluidic processing method and system |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US30763801P | 2001-07-26 | 2001-07-26 | |
US60/307,638 | 2001-07-26 | ||
US10/014,519 US7192557B2 (en) | 2001-03-28 | 2001-12-14 | Methods and systems for releasing intracellular material from cells within microfluidic samples of fluids |
US10/014,520 US7270786B2 (en) | 2001-03-28 | 2001-12-14 | Methods and systems for processing microfluidic samples of particle containing fluids |
US10/014,519 | 2001-12-14 | ||
US10/014,520 | 2001-12-14 | ||
US10/075,371 US7323140B2 (en) | 2001-03-28 | 2002-02-15 | Moving microdroplets in a microfluidic device |
US10/075,371 | 2002-02-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003012406A1 true WO2003012406A1 (en) | 2003-02-13 |
WO2003012406A9 WO2003012406A9 (en) | 2003-03-20 |
Family
ID=27486401
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/009440 WO2003012406A1 (en) | 2001-07-26 | 2002-03-27 | Methods and systems for microfluidic processing |
Country Status (4)
Country | Link |
---|---|
EP (2) | EP1438567B1 (en) |
JP (1) | JP4596776B2 (en) |
ES (1) | ES2683698T3 (en) |
WO (1) | WO2003012406A1 (en) |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7059352B2 (en) | 2004-03-31 | 2006-06-13 | Lifescan Scotland | Triggerable passive valve for use in controlling the flow of fluid |
US20060205085A1 (en) * | 2003-07-31 | 2006-09-14 | Kalyan Handique | Processing particle-containing samples |
US7156117B2 (en) | 2004-03-31 | 2007-01-02 | Lifescan Scotland Limited | Method of controlling the movement of fluid through a microfluidic circuit using an array of triggerable passive valves |
US7665303B2 (en) | 2004-03-31 | 2010-02-23 | Lifescan Scotland, Ltd. | Method of segregating a bolus of fluid using a pneumatic actuator in a fluid handling circuit |
US7829025B2 (en) | 2001-03-28 | 2010-11-09 | Venture Lending & Leasing Iv, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US8043581B2 (en) | 2001-09-12 | 2011-10-25 | Handylab, Inc. | Microfluidic devices having a reduced number of input and output connections |
US9040288B2 (en) | 2006-03-24 | 2015-05-26 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using the same |
US9080207B2 (en) | 2006-03-24 | 2015-07-14 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US9618139B2 (en) | 2007-07-13 | 2017-04-11 | Handylab, Inc. | Integrated heater and magnetic separator |
US9701957B2 (en) | 2007-07-13 | 2017-07-11 | Handylab, Inc. | Reagent holder, and kits containing same |
US9765389B2 (en) | 2011-04-15 | 2017-09-19 | Becton, Dickinson And Company | Scanning real-time microfluidic thermocycler and methods for synchronized thermocycling and scanning optical detection |
US9802199B2 (en) | 2006-03-24 | 2017-10-31 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US9815057B2 (en) | 2006-11-14 | 2017-11-14 | Handylab, Inc. | Microfluidic cartridge and method of making same |
US10065185B2 (en) | 2007-07-13 | 2018-09-04 | Handylab, Inc. | Microfluidic cartridge |
US10071376B2 (en) | 2007-07-13 | 2018-09-11 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US10076754B2 (en) | 2011-09-30 | 2018-09-18 | Becton, Dickinson And Company | Unitized reagent strip |
USD831843S1 (en) | 2011-09-30 | 2018-10-23 | Becton, Dickinson And Company | Single piece reagent holder |
US10179910B2 (en) | 2007-07-13 | 2019-01-15 | Handylab, Inc. | Rack for sample tubes and reagent holders |
US10234474B2 (en) | 2007-07-13 | 2019-03-19 | Handylab, Inc. | Automated pipetting apparatus having a combined liquid pump and pipette head system |
US10364456B2 (en) | 2004-05-03 | 2019-07-30 | Handylab, Inc. | Method for processing polynucleotide-containing samples |
US10571935B2 (en) | 2001-03-28 | 2020-02-25 | Handylab, Inc. | Methods and systems for control of general purpose microfluidic devices |
WO2020112081A1 (en) * | 2018-11-26 | 2020-06-04 | Hewlett-Packard Development Company, L.P. | Microfluidic devices |
US10822644B2 (en) | 2012-02-03 | 2020-11-03 | Becton, Dickinson And Company | External files for distribution of molecular diagnostic tests and determination of compatibility between tests |
US10900066B2 (en) | 2006-03-24 | 2021-01-26 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US11453906B2 (en) | 2011-11-04 | 2022-09-27 | Handylab, Inc. | Multiplexed diagnostic detection apparatus and methods |
US11806718B2 (en) | 2006-03-24 | 2023-11-07 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6048734A (en) | 1995-09-15 | 2000-04-11 | The Regents Of The University Of Michigan | Thermal microvalves in a fluid flow method |
US6692700B2 (en) | 2001-02-14 | 2004-02-17 | Handylab, Inc. | Heat-reduction methods and systems related to microfluidic devices |
US7323140B2 (en) | 2001-03-28 | 2008-01-29 | Handylab, Inc. | Moving microdroplets in a microfluidic device |
US7010391B2 (en) | 2001-03-28 | 2006-03-07 | Handylab, Inc. | Methods and systems for control of microfluidic devices |
EP2345739B8 (en) | 2004-05-03 | 2016-12-07 | Handylab, Inc. | A microfluidic device for processing polynucleotide-containing samples |
US8133671B2 (en) | 2007-07-13 | 2012-03-13 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US20090136385A1 (en) | 2007-07-13 | 2009-05-28 | Handylab, Inc. | Reagent Tube |
USD787087S1 (en) | 2008-07-14 | 2017-05-16 | Handylab, Inc. | Housing |
CN112023990B (en) * | 2019-06-03 | 2023-06-23 | 利多(香港)有限公司 | Microfluidic detection chip and manufacturing method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5674742A (en) * | 1992-08-31 | 1997-10-07 | The Regents Of The University Of California | Microfabricated reactor |
WO1998022625A1 (en) | 1996-11-20 | 1998-05-28 | The Regents Of The University Of Michigan | Microfabricated isothermal nucleic acid amplification devices and methods |
US5863502A (en) * | 1996-01-24 | 1999-01-26 | Sarnoff Corporation | Parallel reaction cassette and associated devices |
US6043080A (en) * | 1995-06-29 | 2000-03-28 | Affymetrix, Inc. | Integrated nucleic acid diagnostic device |
US6130098A (en) | 1995-09-15 | 2000-10-10 | The Regents Of The University Of Michigan | Moving microdroplets |
US6168948B1 (en) * | 1995-06-29 | 2001-01-02 | Affymetrix, Inc. | Miniaturized genetic analysis systems and methods |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5304487A (en) * | 1992-05-01 | 1994-04-19 | Trustees Of The University Of Pennsylvania | Fluid handling in mesoscale analytical devices |
JPH10108666A (en) * | 1996-10-04 | 1998-04-28 | Asahi Medical Co Ltd | Hollow fiber type incubator |
EP0941766B1 (en) * | 1998-03-12 | 2006-12-20 | Miltenyi Biotec GmbH | Micro column system for magnetic separation |
JP4074713B2 (en) * | 1998-07-29 | 2008-04-09 | 財団法人川村理化学研究所 | Liquid feeding device and manufacturing method thereof |
JP2000166535A (en) * | 1998-12-10 | 2000-06-20 | Nippon Laser Denshi Kk | Divided microinjector |
DE19948473A1 (en) * | 1999-10-08 | 2001-04-12 | Nmi Univ Tuebingen | Method and device for measuring cells in a liquid environment |
US6272939B1 (en) * | 1999-10-15 | 2001-08-14 | Applera Corporation | System and method for filling a substrate with a liquid sample |
-
2002
- 2002-03-27 EP EP02715213.1A patent/EP1438567B1/en not_active Expired - Lifetime
- 2002-03-27 JP JP2003517550A patent/JP4596776B2/en not_active Expired - Lifetime
- 2002-03-27 WO PCT/US2002/009440 patent/WO2003012406A1/en active Application Filing
- 2002-03-27 ES ES02715213.1T patent/ES2683698T3/en not_active Expired - Lifetime
- 2002-03-27 EP EP18185265.8A patent/EP3427834A1/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5674742A (en) * | 1992-08-31 | 1997-10-07 | The Regents Of The University Of California | Microfabricated reactor |
US6043080A (en) * | 1995-06-29 | 2000-03-28 | Affymetrix, Inc. | Integrated nucleic acid diagnostic device |
US6168948B1 (en) * | 1995-06-29 | 2001-01-02 | Affymetrix, Inc. | Miniaturized genetic analysis systems and methods |
US6130098A (en) | 1995-09-15 | 2000-10-10 | The Regents Of The University Of Michigan | Moving microdroplets |
US5863502A (en) * | 1996-01-24 | 1999-01-26 | Sarnoff Corporation | Parallel reaction cassette and associated devices |
WO1998022625A1 (en) | 1996-11-20 | 1998-05-28 | The Regents Of The University Of Michigan | Microfabricated isothermal nucleic acid amplification devices and methods |
Non-Patent Citations (1)
Title |
---|
See also references of EP1438567A4 * |
Cited By (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10619191B2 (en) | 2001-03-28 | 2020-04-14 | Handylab, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US8420015B2 (en) | 2001-03-28 | 2013-04-16 | Handylab, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US10351901B2 (en) | 2001-03-28 | 2019-07-16 | Handylab, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US9677121B2 (en) | 2001-03-28 | 2017-06-13 | Handylab, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US10571935B2 (en) | 2001-03-28 | 2020-02-25 | Handylab, Inc. | Methods and systems for control of general purpose microfluidic devices |
US7829025B2 (en) | 2001-03-28 | 2010-11-09 | Venture Lending & Leasing Iv, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US8043581B2 (en) | 2001-09-12 | 2011-10-25 | Handylab, Inc. | Microfluidic devices having a reduced number of input and output connections |
US7731906B2 (en) * | 2003-07-31 | 2010-06-08 | Handylab, Inc. | Processing particle-containing samples |
US9670528B2 (en) | 2003-07-31 | 2017-06-06 | Handylab, Inc. | Processing particle-containing samples |
US10865437B2 (en) | 2003-07-31 | 2020-12-15 | Handylab, Inc. | Processing particle-containing samples |
US11078523B2 (en) | 2003-07-31 | 2021-08-03 | Handylab, Inc. | Processing particle-containing samples |
US20060205085A1 (en) * | 2003-07-31 | 2006-09-14 | Kalyan Handique | Processing particle-containing samples |
US10731201B2 (en) | 2003-07-31 | 2020-08-04 | Handylab, Inc. | Processing particle-containing samples |
US7665303B2 (en) | 2004-03-31 | 2010-02-23 | Lifescan Scotland, Ltd. | Method of segregating a bolus of fluid using a pneumatic actuator in a fluid handling circuit |
US7059352B2 (en) | 2004-03-31 | 2006-06-13 | Lifescan Scotland | Triggerable passive valve for use in controlling the flow of fluid |
US7156117B2 (en) | 2004-03-31 | 2007-01-02 | Lifescan Scotland Limited | Method of controlling the movement of fluid through a microfluidic circuit using an array of triggerable passive valves |
US10604788B2 (en) | 2004-05-03 | 2020-03-31 | Handylab, Inc. | System for processing polynucleotide-containing samples |
US10494663B1 (en) | 2004-05-03 | 2019-12-03 | Handylab, Inc. | Method for processing polynucleotide-containing samples |
US10443088B1 (en) | 2004-05-03 | 2019-10-15 | Handylab, Inc. | Method for processing polynucleotide-containing samples |
US10364456B2 (en) | 2004-05-03 | 2019-07-30 | Handylab, Inc. | Method for processing polynucleotide-containing samples |
US11441171B2 (en) | 2004-05-03 | 2022-09-13 | Handylab, Inc. | Method for processing polynucleotide-containing samples |
US10900066B2 (en) | 2006-03-24 | 2021-01-26 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US10799862B2 (en) | 2006-03-24 | 2020-10-13 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using same |
US11142785B2 (en) | 2006-03-24 | 2021-10-12 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US10913061B2 (en) | 2006-03-24 | 2021-02-09 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using the same |
US11141734B2 (en) | 2006-03-24 | 2021-10-12 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US11666903B2 (en) | 2006-03-24 | 2023-06-06 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using same |
US9040288B2 (en) | 2006-03-24 | 2015-05-26 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using the same |
US9802199B2 (en) | 2006-03-24 | 2017-10-31 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US11806718B2 (en) | 2006-03-24 | 2023-11-07 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US11085069B2 (en) | 2006-03-24 | 2021-08-10 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US11959126B2 (en) | 2006-03-24 | 2024-04-16 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US10821436B2 (en) | 2006-03-24 | 2020-11-03 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using the same |
US9080207B2 (en) | 2006-03-24 | 2015-07-14 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US10857535B2 (en) | 2006-03-24 | 2020-12-08 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using same |
US10843188B2 (en) | 2006-03-24 | 2020-11-24 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using the same |
US10821446B1 (en) | 2006-03-24 | 2020-11-03 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US10695764B2 (en) | 2006-03-24 | 2020-06-30 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US10710069B2 (en) | 2006-11-14 | 2020-07-14 | Handylab, Inc. | Microfluidic valve and method of making same |
US12030050B2 (en) | 2006-11-14 | 2024-07-09 | Handylab, Inc. | Microfluidic cartridge and method of making same |
US9815057B2 (en) | 2006-11-14 | 2017-11-14 | Handylab, Inc. | Microfluidic cartridge and method of making same |
US10071376B2 (en) | 2007-07-13 | 2018-09-11 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US11466263B2 (en) | 2007-07-13 | 2022-10-11 | Handylab, Inc. | Diagnostic apparatus to extract nucleic acids including a magnetic assembly and a heater assembly |
US10717085B2 (en) | 2007-07-13 | 2020-07-21 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US9618139B2 (en) | 2007-07-13 | 2017-04-11 | Handylab, Inc. | Integrated heater and magnetic separator |
US9701957B2 (en) | 2007-07-13 | 2017-07-11 | Handylab, Inc. | Reagent holder, and kits containing same |
US10844368B2 (en) | 2007-07-13 | 2020-11-24 | Handylab, Inc. | Diagnostic apparatus to extract nucleic acids including a magnetic assembly and a heater assembly |
US10632466B1 (en) | 2007-07-13 | 2020-04-28 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US10625262B2 (en) | 2007-07-13 | 2020-04-21 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US10065185B2 (en) | 2007-07-13 | 2018-09-04 | Handylab, Inc. | Microfluidic cartridge |
US10625261B2 (en) | 2007-07-13 | 2020-04-21 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US10875022B2 (en) | 2007-07-13 | 2020-12-29 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US10590410B2 (en) | 2007-07-13 | 2020-03-17 | Handylab, Inc. | Polynucleotide capture materials, and methods of using same |
US10234474B2 (en) | 2007-07-13 | 2019-03-19 | Handylab, Inc. | Automated pipetting apparatus having a combined liquid pump and pipette head system |
US11060082B2 (en) | 2007-07-13 | 2021-07-13 | Handy Lab, Inc. | Polynucleotide capture materials, and systems using same |
US10179910B2 (en) | 2007-07-13 | 2019-01-15 | Handylab, Inc. | Rack for sample tubes and reagent holders |
US10139012B2 (en) | 2007-07-13 | 2018-11-27 | Handylab, Inc. | Integrated heater and magnetic separator |
US11549959B2 (en) | 2007-07-13 | 2023-01-10 | Handylab, Inc. | Automated pipetting apparatus having a combined liquid pump and pipette head system |
US10100302B2 (en) | 2007-07-13 | 2018-10-16 | Handylab, Inc. | Polynucleotide capture materials, and methods of using same |
US11254927B2 (en) | 2007-07-13 | 2022-02-22 | Handylab, Inc. | Polynucleotide capture materials, and systems using same |
US11266987B2 (en) | 2007-07-13 | 2022-03-08 | Handylab, Inc. | Microfluidic cartridge |
US10781482B2 (en) | 2011-04-15 | 2020-09-22 | Becton, Dickinson And Company | Scanning real-time microfluidic thermocycler and methods for synchronized thermocycling and scanning optical detection |
US11788127B2 (en) | 2011-04-15 | 2023-10-17 | Becton, Dickinson And Company | Scanning real-time microfluidic thermocycler and methods for synchronized thermocycling and scanning optical detection |
US9765389B2 (en) | 2011-04-15 | 2017-09-19 | Becton, Dickinson And Company | Scanning real-time microfluidic thermocycler and methods for synchronized thermocycling and scanning optical detection |
US10076754B2 (en) | 2011-09-30 | 2018-09-18 | Becton, Dickinson And Company | Unitized reagent strip |
USD831843S1 (en) | 2011-09-30 | 2018-10-23 | Becton, Dickinson And Company | Single piece reagent holder |
USD905269S1 (en) | 2011-09-30 | 2020-12-15 | Becton, Dickinson And Company | Single piece reagent holder |
USD1029291S1 (en) | 2011-09-30 | 2024-05-28 | Becton, Dickinson And Company | Single piece reagent holder |
US11453906B2 (en) | 2011-11-04 | 2022-09-27 | Handylab, Inc. | Multiplexed diagnostic detection apparatus and methods |
US10822644B2 (en) | 2012-02-03 | 2020-11-03 | Becton, Dickinson And Company | External files for distribution of molecular diagnostic tests and determination of compatibility between tests |
US11666910B2 (en) | 2018-11-26 | 2023-06-06 | Hewlett-Packard Development Company, L.P. | Microfluidic devices |
WO2020112081A1 (en) * | 2018-11-26 | 2020-06-04 | Hewlett-Packard Development Company, L.P. | Microfluidic devices |
Also Published As
Publication number | Publication date |
---|---|
EP1438567B1 (en) | 2018-07-25 |
JP2005514718A (en) | 2005-05-19 |
JP4596776B2 (en) | 2010-12-15 |
WO2003012406A9 (en) | 2003-03-20 |
EP3427834A1 (en) | 2019-01-16 |
EP1438567A4 (en) | 2010-06-02 |
ES2683698T3 (en) | 2018-09-27 |
EP1438567A1 (en) | 2004-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1410396B1 (en) | A voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltages | |
EP1438567A1 (en) | Methods and systems for microfluidic processing | |
EP0907954B1 (en) | A method for a multiple bits-per-cell flash eeprom with page mode program and read | |
US6510082B1 (en) | Drain side sensing scheme for virtual ground flash EPROM array with adjacent bit charge and hold | |
EP1610335B1 (en) | Non-volatile memory and its sensing method | |
US6515903B1 (en) | Negative pump regulator using MOS capacitor | |
EP1620860B1 (en) | Memory with uniform read and verification threshold | |
US9939831B2 (en) | Fast settling low dropout voltage regulator | |
EP1543529B1 (en) | Non-volatile memory and its sensing method | |
US7359246B2 (en) | Memory device with a ramp-like voltage biasing structure based on a current generator | |
US20070171744A1 (en) | Memories with alternate sensing techniques | |
US8274842B1 (en) | Variable impedance memory device having simultaneous program and erase, and corresponding methods and circuits | |
US6798275B1 (en) | Fast, accurate and low power supply voltage booster using A/D converter | |
WO2008124760A2 (en) | Non-volatile memory and method for predictive programming | |
US9349468B2 (en) | Operational amplifier methods for charging of sense amplifier internal nodes | |
US9224466B1 (en) | Dual capacitor sense amplifier and methods therefor | |
CN100456388C (en) | Method and apparatus for soft program verification in a memory device | |
US6515902B1 (en) | Method and apparatus for boosting bitlines for low VCC read | |
US7057949B1 (en) | Method and apparatus for pre-charging negative pump MOS regulation capacitors | |
Cappelletti et al. | Multilevel flash memories |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG UZ VN YU ZA ZM Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE CH CY DE DK FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ ML MR NE SN TD TG Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: DUE TO A SCANNING ERROR DURING THE TECHNICAL PREPARATIONS FOR INTERNATIONAL PUBLICATION, REPLACE ALL PAGES BY CORRECT PAGES (58 PAGES) |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003517550 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002715213 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 2002715213 Country of ref document: EP |