WO2002097604A3 - Additionneur a virgule flottante a informations d'etat integrees - Google Patents

Additionneur a virgule flottante a informations d'etat integrees Download PDF

Info

Publication number
WO2002097604A3
WO2002097604A3 PCT/US2002/016025 US0216025W WO02097604A3 WO 2002097604 A3 WO2002097604 A3 WO 2002097604A3 US 0216025 W US0216025 W US 0216025W WO 02097604 A3 WO02097604 A3 WO 02097604A3
Authority
WO
WIPO (PCT)
Prior art keywords
floating point
point operand
status information
point adder
status
Prior art date
Application number
PCT/US2002/016025
Other languages
English (en)
Other versions
WO2002097604A2 (fr
Inventor
Guy L Steele Jr
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to AU2002311967A priority Critical patent/AU2002311967A1/en
Publication of WO2002097604A2 publication Critical patent/WO2002097604A2/fr
Publication of WO2002097604A3 publication Critical patent/WO2002097604A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487—Multiplying; Dividing
    • G06F7/4876—Multiplying
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487—Multiplying; Dividing
    • G06F7/4873—Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control

Abstract

L'invention concerne une système fournissant une somme à virgule flottante. Ce système comprend un circuit analyseur configuré pour déterminer un premier état d'un premier opérande à virgule flottante et un deuxième état d'un deuxième opérande à virgule flottante, sur la base de données contenues respectivement dans le premier opérande à virgule flottante et dans le deuxième opérande à virgule flottante. De plus, le système comprend un circuit résultats associé au circuit analyseur. Le circuit résultats est configuré pour affirmer un opérande à virgule flottante résultant contenant la somme du premier et du deuxième opérande à virgule flottante, et un état résultant intégré à l'opérande à virgule flottante résultant.
PCT/US2002/016025 2001-05-25 2002-05-22 Additionneur a virgule flottante a informations d'etat integrees WO2002097604A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002311967A AU2002311967A1 (en) 2001-05-25 2002-05-22 Floating point adder with embedded status information

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US29317301P 2001-05-25 2001-05-25
US60/293,173 2001-05-25
US10/035,595 2001-12-28
US10/035,595 US7366749B2 (en) 2001-05-25 2001-12-28 Floating point adder with embedded status information

Publications (2)

Publication Number Publication Date
WO2002097604A2 WO2002097604A2 (fr) 2002-12-05
WO2002097604A3 true WO2002097604A3 (fr) 2003-02-27

Family

ID=26712275

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/016025 WO2002097604A2 (fr) 2001-05-25 2002-05-22 Additionneur a virgule flottante a informations d'etat integrees

Country Status (3)

Country Link
US (1) US7366749B2 (fr)
AU (1) AU2002311967A1 (fr)
WO (1) WO2002097604A2 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6970898B2 (en) * 2001-05-25 2005-11-29 Sun Microsystems, Inc. System and method for forcing floating point status information to selected values
US6993549B2 (en) * 2001-05-25 2006-01-31 Sun Microsystems, Inc. System and method for performing gloating point operations involving extended exponents
EP1315077A1 (fr) * 2001-11-23 2003-05-28 STMicroelectronics Limited Circuit et méthode à exécuter des opérations de comparaison des nombres à virgule flottante
US8046400B2 (en) * 2008-04-10 2011-10-25 Via Technologies, Inc. Apparatus and method for optimizing the performance of x87 floating point addition instructions in a microprocessor
US8909690B2 (en) 2011-12-13 2014-12-09 International Business Machines Corporation Performing arithmetic operations using both large and small floating point values
US9141586B2 (en) * 2012-12-21 2015-09-22 Intel Corporation Method, apparatus, system for single-path floating-point rounding flow that supports generation of normals/denormals and associated status flags

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5748516A (en) * 1995-09-26 1998-05-05 Advanced Micro Devices, Inc. Floating point processing unit with forced arithmetic results
US5995991A (en) * 1996-07-18 1999-11-30 Industrial Technology Research Institute Floating point architecture with tagged operands
US6009511A (en) * 1997-06-11 1999-12-28 Advanced Micro Devices, Inc. Apparatus and method for tagging floating point operands and results for rapid detection of special floating point numbers

Family Cites Families (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3725649A (en) 1971-10-01 1973-04-03 Raytheon Co Floating point number processor for a digital computer
JPS61288226A (ja) 1985-06-17 1986-12-18 Panafacom Ltd 外部コンデイシヨン制御方式
US4777613A (en) 1986-04-01 1988-10-11 Motorola Inc. Floating point numeric data processor
US4991131A (en) 1987-10-06 1991-02-05 Industrial Technology Research Institute Multiplication and accumulation device
US5249149A (en) 1989-01-13 1993-09-28 International Business Machines Corporation Method and apparatus for performining floating point division
JPH0792739B2 (ja) 1989-05-22 1995-10-09 甲府日本電気株式会社 浮動小数点データ正規化方式
US5161117A (en) 1989-06-05 1992-11-03 Fairchild Weston Systems, Inc. Floating point conversion device and method
US5307303A (en) 1989-07-07 1994-04-26 Cyrix Corporation Method and apparatus for performing division using a rectangular aspect ratio multiplier
US5065352A (en) 1989-08-16 1991-11-12 Matsushita Electric Industrial Co., Ltd. Divide apparatus employing multiplier with overlapped partial quotients
US5365465A (en) 1991-12-26 1994-11-15 Texas Instruments Incorporated Floating point to logarithm converter
EP0572695A1 (fr) 1992-06-03 1993-12-08 International Business Machines Corporation Circuit digital pour la calculation du logarithme d'un nombre
WO1994006075A1 (fr) 1992-08-31 1994-03-17 Fujitsu Limited Procede et appareil de discrimination de caracteres non numeriques
US5357237A (en) 1992-09-04 1994-10-18 Motorola, Inc. In a data processor a method and apparatus for performing a floating-point comparison operation
US5347482A (en) 1992-12-14 1994-09-13 Hal Computer Systems, Inc. Multiplier tree using nine-to-three adders
US5347481A (en) 1993-02-01 1994-09-13 Hal Computer Systems, Inc. Method and apparatus for multiplying denormalized binary floating point numbers without additional delay
JP3583474B2 (ja) 1994-06-29 2004-11-04 株式会社ルネサステクノロジ 乗算装置
US5570310A (en) 1994-12-05 1996-10-29 Motorola Inc. Method and data processor for finding a logarithm of a number
US5953241A (en) 1995-08-16 1999-09-14 Microunity Engeering Systems, Inc. Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction
US5812439A (en) 1995-10-10 1998-09-22 Microunity Systems Engineering, Inc. Technique of incorporating floating point information into processor instructions
US5886915A (en) 1995-11-13 1999-03-23 Intel Corporation Method and apparatus for trading performance for precision when processing denormal numbers in a computer system
US5892697A (en) 1995-12-19 1999-04-06 Brakefield; James Charles Method and apparatus for handling overflow and underflow in processing floating-point numbers
US6108772A (en) 1996-06-28 2000-08-22 Intel Corporation Method and apparatus for supporting multiple floating point processing models
US5844830A (en) 1996-08-07 1998-12-01 Sun Microsystems, Inc. Executing computer instrucrions by circuits having different latencies
US5862066A (en) 1997-05-01 1999-01-19 Hewlett-Packard Company Methods and apparatus for fast check of floating point zero or negative zero
US5978901A (en) * 1997-08-21 1999-11-02 Advanced Micro Devices, Inc. Floating point and multimedia unit with data type reclassification capability
JP3479438B2 (ja) 1997-09-18 2003-12-15 株式会社東芝 乗算回路
US5931943A (en) 1997-10-21 1999-08-03 Advanced Micro Devices, Inc. Floating point NaN comparison
US6049865A (en) 1997-12-18 2000-04-11 Motorola, Inc. Method and apparatus for implementing floating point projection instructions
US6490607B1 (en) 1998-01-28 2002-12-03 Advanced Micro Devices, Inc. Shared FP and SIMD 3D multiplier
US6131106A (en) 1998-01-30 2000-10-10 Sun Microsystems Inc System and method for floating-point computation for numbers in delimited floating point representation
US6189094B1 (en) 1998-05-27 2001-02-13 Arm Limited Recirculating register file
US6282634B1 (en) 1998-05-27 2001-08-28 Arm Limited Apparatus and method for processing data having a mixed vector/scalar register file
US6081823A (en) 1998-06-19 2000-06-27 Ati International Srl Circuit and method for wrap-around sign extension for signed numbers
US6286023B1 (en) 1998-06-19 2001-09-04 Ati International Srl Partitioned adder tree supported by a multiplexer configuration
US6138135A (en) 1998-08-27 2000-10-24 Institute For The Development Of Emerging Architectures, L.L.C. Propagating NaNs during high precision calculations using lesser precision hardware
US6219685B1 (en) 1998-09-04 2001-04-17 Intel Corporation Method to detect IEEE overflow and underflow conditions
US6256655B1 (en) 1998-09-14 2001-07-03 Silicon Graphics, Inc. Method and system for performing floating point operations in unnormalized format using a floating point accumulator
US6151669A (en) 1998-10-10 2000-11-21 Institute For The Development Of Emerging Architectures, L.L.C. Methods and apparatus for efficient control of floating-point status register
US6594681B1 (en) 1998-11-04 2003-07-15 Sun Microsystems, Inc. Quotient digit selection logic for floating point division/square root
US6697832B1 (en) 1999-07-30 2004-02-24 Mips Technologies, Inc. Floating-point processor with improved intermediate result handling
US6393555B1 (en) * 1999-08-05 2002-05-21 Advanced Micro Devices, Inc. Rapid execution of FCMOV following FCOMI by storing comparison result in temporary register in floating point unit
US6571265B1 (en) 1999-10-29 2003-05-27 Intel Corporation Mechanism to detect IEEE underflow exceptions on speculative floating-point operations
US6658443B1 (en) 1999-11-03 2003-12-02 Sun Microsystems, Inc. Method and apparatus for representing arithmetic intervals within a computer system
US6732134B1 (en) 2000-09-11 2004-05-04 Apple Computer, Inc. Handler for floating-point denormalized numbers
US6789098B1 (en) * 2000-10-23 2004-09-07 Arm Limited Method, data processing system and computer program for comparing floating point numbers
US6629120B1 (en) 2000-11-09 2003-09-30 Sun Microsystems, Inc. Method and apparatus for performing a mask-driven interval multiplication operation
US6658444B1 (en) 2000-11-09 2003-12-02 Sun Microsystems, Inc. Method and apparatus for performing a mask-driven interval division operation
US6842764B2 (en) 2001-03-26 2005-01-11 Sun Microsystems, Inc. Minimum and maximum operations to facilitate interval multiplication and/or interval division
US6751638B2 (en) 2001-05-11 2004-06-15 Sun Microsystems, Inc. Min and max operations for multiplication and/or division under the simple interval system
US7236999B2 (en) * 2002-12-17 2007-06-26 Sun Microsystems, Inc. Methods and systems for computing the quotient of floating-point intervals
US7219117B2 (en) * 2002-12-17 2007-05-15 Sun Microsystems, Inc. Methods and systems for computing floating-point intervals

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5748516A (en) * 1995-09-26 1998-05-05 Advanced Micro Devices, Inc. Floating point processing unit with forced arithmetic results
US5995991A (en) * 1996-07-18 1999-11-30 Industrial Technology Research Institute Floating point architecture with tagged operands
US6009511A (en) * 1997-06-11 1999-12-28 Advanced Micro Devices, Inc. Apparatus and method for tagging floating point operands and results for rapid detection of special floating point numbers

Also Published As

Publication number Publication date
US7366749B2 (en) 2008-04-29
WO2002097604A2 (fr) 2002-12-05
US20020198917A1 (en) 2002-12-26
AU2002311967A1 (en) 2002-12-09

Similar Documents

Publication Publication Date Title
AU2002212968A1 (en) Techniques for providing and obtaining research and development information technology on remote computing resources
AU6802300A (en) System for improving the performance of information retrieval-type tasks by identifying the relations of constituents
EP0959421A3 (fr) Carnet de notes éléctronique pour préserver les données de conception
AU2002227176A1 (en) Systems and methods for resource tracking in information management environments
AU2002227439A1 (en) Data processing system having an on-chip background debug system and method therefor
AU2001273525A1 (en) Methods and systems for authenticating business partners for secured electronic transactions
CA2325158A1 (fr) Ordinateur a memoire a tores avec fonction de minuterie
IL161652A (en) And a method with reduced information leakage
AU2003238902A1 (en) Systems and methods for providing business intelligence based on shipping information
AU2002324620A1 (en) System and method for trust in computer environments
AU2001287447A1 (en) Information system and method using analyses based on object-centric longitudinal data
WO2003012635A3 (fr) Systeme de developpement de configuration et de gestion d'un dispositif
AU2001296319A1 (en) System and method for migrating data in an electronic commerce system
AU2003273033A1 (en) Information processor and program
AU2002318447A1 (en) Stream-based enterprise and desktop information management systems
WO2002097604A3 (fr) Additionneur a virgule flottante a informations d'etat integrees
GB0327571D0 (en) A memory dump of a computer system
AU2003226991A1 (en) Recording tag and reading system
DE60223403D1 (de) Spreizband-takt tolerante empfänger
WO2004095284A3 (fr) Indices de distinction de classes de systeme de stockage pour la gestion de donnees de temps d'execution
WO2003027813A8 (fr) Systeme de contenu et de gestion d'informations commerciales portable
WO2003027818A3 (fr) Procede et dispositif donnant un mode de priorite d'utilisateur
WO2003075220A3 (fr) Porte logique pour traitement de l'information
EP1085409A3 (fr) Système et méthode pour mettre sélectivement en état des modules dans un processeur intégré
AU2001260718A1 (en) Information providing method, information providing system, and electronic bulletin board system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP