WO2002067359A1 - Signal processing circuit - Google Patents

Signal processing circuit Download PDF

Info

Publication number
WO2002067359A1
WO2002067359A1 PCT/JP2002/001393 JP0201393W WO02067359A1 WO 2002067359 A1 WO2002067359 A1 WO 2002067359A1 JP 0201393 W JP0201393 W JP 0201393W WO 02067359 A1 WO02067359 A1 WO 02067359A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
circuit
phase shifter
frequency
processing circuit
Prior art date
Application number
PCT/JP2002/001393
Other languages
French (fr)
Japanese (ja)
Inventor
Yuji Nakagawa
Keizou Miyamoto
Yasuo Nitani
Hideaki Fujiura
Original Assignee
Sanyo Electric Co., Ltd.
Sanyo Electronic Components Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co., Ltd., Sanyo Electronic Components Co., Ltd. filed Critical Sanyo Electric Co., Ltd.
Publication of WO2002067359A1 publication Critical patent/WO2002067359A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P1/00—Auxiliary devices
    • H01P1/20—Frequency-selective devices, e.g. filters
    • H01P1/213—Frequency-selective devices, e.g. filters combining or separating two or more different frequencies
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/46—Networks for connecting several sources or loads, working on different frequencies or frequency bands, to a common load or source

Definitions

  • the present invention relates to a signal processing circuit for receiving signals of a plurality of different bands and an information terminal device including the same.
  • Fig. 6 shows a system (70) in which the above circuit is applied to a mobile phone terminal device.
  • the mobile phone device shown in this example uses three band signals, namely, a digital cellular system (DCS) using the 180 MHz band used in Europe and a 190 MHz band used in North America.
  • DCS digital cellular system
  • the system (70) consists of an antenna ANT, a diplexer (41), a first transmitting / receiving circuit (20) that inputs and outputs either the DCS or PCS signal on the high frequency side, and inputs and outputs a GSM signal on the low frequency side Consists of the second transmission / reception circuit (30) Is done.
  • the diplexer (41) separates the signal input from the antenna ANT into one of the DCS or PCS signal whose center frequency band is close on the high frequency side and the GSM signal on the low frequency side. One of these signals is output to the first transmission / reception circuit (20), and the GSM signal is output to the second transmission / reception circuit (30). Further, either the signal DCS or the signal PCS input from the first transmitting / receiving circuit (20) and the signal GSM input from the second transmitting / receiving circuit (30) are combined and transmitted from the antenna MT.
  • the first transmitting / receiving circuit (20) includes a first switching circuit (21) for performing transmission / reception distribution according to the control signal VC1, and a first receiving circuit (11) connected to the first switching circuit (21). And a first transmission circuit ( ⁇ ).
  • the switching circuit (74) is operated by the control signal VC as described later. If the received signal of the first transmission / reception circuit (20) is a DCS signal, the switching circuit (74) is switched to the receiving section RX d and the DCS signal is switched to the receiving section RX d If the received signal is a PCS signal, the signal is switched to the receiving unit RXp and the PCS signal is output from the receiving unit Rxp.
  • either the DCS signal or the PCS signal to be transmitted is input from the transmission unit TX dp to the first transmission circuit (23), passes through the first switching circuit (2 1) and the diplexer (41), and passes through the antenna. Sent from ANT.
  • the second transmission / reception circuit (30) also performs a second transmission / reception distribution by the control signal VC2, a second reception circuit (32) connected to the second switching circuit, and a second transmission / reception circuit (32). It is composed of a circuit (33).
  • GSM signal input from the diplexer (41) to the second transmitting / receiving circuit (30) Is input to the second receiving circuit (32) through the second switching circuit (31), and is output from the receiving unit R xg.
  • the GSM signal to be transmitted is input from the transmission unit T Xg to the second transmission circuit (33), and is transmitted from the antenna ANT through the second switching circuit (31) and the diplexer (41).
  • the first receiving circuit (11) includes a switching circuit (74) and two passband filters (2) (4) (hereinafter, referred to as “SAW filters”).
  • SAW filters Two passband filters (2) (4)
  • One of the S AW filters (2) and (4) is a DCS band-pass type, and the other (4) is a PCS band-pass type.
  • the switching circuit (74) switches the selection of the S AW filters (2) and (4) to be connected by the control signal VC.
  • the S AW filter for the DCS is switched by the control signal VC.
  • the switching circuit (74) itself has a function of distributing signals by the control signal VC, and the SAW filter (2) (4) also has a function of passing only a predetermined band signal. Therefore, the signal is separated in two stages, and the functions are duplicated.
  • the switching circuit (74) is generally composed of a diode switch, but the diode cannot be formed directly on the substrate and must be mounted on the substrate. was there.
  • An object of the present invention is to provide a signal processing circuit which does not need to distribute signals by switching, can be used for an information terminal, and can achieve downsizing, power saving and simplification of a circuit. Disclosure of the invention
  • a signal processing circuit includes a first signal path in which a first phase shifter and a first pass band filter are connected in series, a second phase shifter and a second pass band filter. And a second signal path in which the first and second signal paths are connected in series, and the first signal path and the second signal path are connected in parallel.
  • the first phase shifter and the second phase shifter have a function of converting an input signal into signals having phases opposite to each other,
  • the first passband filter and the second passband filter are characterized by having passband characteristics whose center frequencies are close to each other.
  • the signal processing circuit may use a DCS (digital cellular system) using the 180 MHz band on the first signal path, and a PCS (e.g., ij) using the 900 MHz band on the second signal path. It is used as a receiving circuit for receiving personal communications services).
  • DCS digital cellular system
  • PCS PCS
  • a signal input to the signal processing circuit (for example, a signal in an area where DCS is used) is passed through a first signal path through a pass band defined by a first phase shifter and a first pass band filter. Pass the frequency f1 with low loss, and in the second signal path, the second phase shifter and the second passband filter pass through the frequency band f2 which is a frequency near the frequency band f1 with reverse phase shift and low loss.
  • the frequency band f 1 the side close to f 2 is sharp
  • a signal having a frequency characteristic attenuated in the above manner can be formed. That is, the frequency characteristics can be obtained such that the output of the frequency ⁇ 1 is maximized and the frequency f2 near f1 is minimized.
  • the input signal is mainly at the band frequency f2 (for example, when used in the PCS area), it is possible to obtain a characteristic in which the frequency f2 is the maximum output and the frequency f1 is attenuated.
  • the selectivity of the adjacent f1 and f2 with respect to each other is increased, so that it is easy to select the desired frequency and a receiver that is strong against noise etc. is configured. it can.
  • the signal processing circuit does not require a control signal VC for switching and switching for signal distribution, one signal can be reduced as a system, and power consumption due to switching is not required. Can be.
  • first and second phase shifters can be patterned directly on the board, the number of elements mounted on the board can be reduced as compared with the conventional case, and the system can be downsized and simplified.
  • FIG. 1 is a circuit block diagram of the present invention.
  • FIG. 2 is a circuit diagram showing one embodiment of the information terminal device of the present invention.
  • FIG. 3 is a frequency output characteristic diagram of the signal processing circuit of the present invention.
  • FIG. 4 is a frequency output characteristic diagram of the signal processing circuit of the present invention.
  • FIG. 5 is a conventional circuit block diagram.
  • FIG. 6 is a circuit diagram showing one embodiment of a conventional information terminal.
  • FIG. 7 is a diagram illustrating frequency characteristics and impedance distribution of the first signal processing circuit of the present invention.
  • FIG. 8 is a diagram showing frequency output and impedance distribution of the second signal processing circuit of the present invention.
  • FIG. 9 is a graph showing a conventional waveform after passing through a filter.
  • FIG. 10 is a graph showing a conventional waveform after passing through a filter.
  • a signal including a certain frequency band from the outside is input to an input terminal (7).
  • the first signal path (5) is a path for extracting the frequency band f1
  • the second signal path (6) is a path for extracting the frequency band f2 near the frequency passing through the first signal path.
  • FIG. 2 shows an example in which the present invention is used as an information terminal such as a mobile phone. Note that the same reference numerals are given to the configurations described in FIG. 6 described above, and description thereof will be omitted.
  • the characteristics of the first phase shifter (1) and the first S AW filter (2) are as follows: frequency band: f1 (for example, DCS band signal: 1805 to 188 MHz)
  • frequency band f1 (for example, DCS band signal: 1805 to 188 MHz)
  • the impedance becomes 50 ⁇ (indicated by point ⁇ ; 1 in the figure), and for the signal in the PCS band (1930 to 199 MHz), the high impedance (point in the figure) (Indicated by 2).
  • the characteristics of the second phase shifter (3) and the second S AW filter (4) show that the impedance is 5 for the PCS band (1930 to 199 MHz). 0 ⁇ (indicated by point iS 1 in the figure), and designed so that the signal in the DCS band (1805 to: 880 MHz) becomes high impedance (indicated by point 2 in the figure) Have been.
  • the first phase shifter passes the frequency band f 1 with low loss and the first pass
  • the frequency band: f1 is selectively extracted by a bandpass filter (SAW filter).
  • the circuit is configured so that the second phase shifter is in phase shift with respect to the first phase shifter, and the second pass band filter (SAW filter) is applied to the frequency band f 1.
  • the adjacent frequency band f2 is selectively passed, and the second signal path passes through the frequency band f2, which has a phase shift opposite to that of the first signal path.
  • the output signal between the frequency f 1 and the frequency f 2 becomes a steep signal. That is, the frequency characteristics of the input signal after passing through the receiving circuit are as shown in FIG. On the other hand, when the input frequency is f2 (for example, when used in the PCS area), the same applies to FIG.
  • the signal processing circuit of the present invention it is possible to configure a receiver that can select a desired frequency, is resistant to noise and the like.
  • the signal processing circuit of the present invention can be used for information terminals such as mobile phones.

Abstract

A signal processing circuit that makes separation of signals by switching unnecessary and makes it possible to achieve size reduction, power saving and circuit simplification. A first phase shifter (1) and a second phase shifter (3) have the function of converting input signals into signals whose phases are reversed from each other, and a first passband filter (2) and a second passband filter (4) have passband characteristics such that the center frequencies are close to each other.

Description

明細書 信号処理回路 技術分野  Description Signal processing circuit Technical field
本発明は、 異なる複数の帯域の信号を受信する信号処理回路及びこれ を具えた情報端末装置に関するものである。 背景技術  The present invention relates to a signal processing circuit for receiving signals of a plurality of different bands and an information terminal device including the same. Background art
従来、 異なる複数の周波数帯域を選択的に伝送する信号処理回路は図 Conventionally, a signal processing circuit that selectively transmits multiple different frequency bands
5に示すような方法で行われている。 即ち、 入力される信号から所望の 帯域の周波数を取り出すには、 周波数に応じてスィツチング回路（74)の 切替えを行ない、 各周波数に応じた第 1通過帯域フィルタ（2 )または第 2通過帯域フィルタ（4)を通して、 後段の復調回路（図示せず）などへ伝 送する。 フィルタ（2) (4)通過後の周波数特性は、 それぞれ図 9、 図 1 0に示すようになる。 This is done in the manner shown in FIG. That is, to extract a frequency of a desired band from an input signal, switching of the switching circuit (74) is performed according to the frequency, and the first pass band filter (2) or the second pass band filter according to each frequency is switched. Through (4), the signal is transmitted to the subsequent demodulation circuit (not shown). The frequency characteristics after passing through filters (2) and (4) are as shown in Figs. 9 and 10, respectively.
上記回路を携帯電話の端末装置へ応用したシステム（70)を図 6に示す。 この例で示す携帯電話装置は 3つの帯域信号、 つまり、 欧州で使用さ れる 1 8 0 0 MHz帯を利用した D C S (digital cellular system)、 北米 で使用される 1 9 0 0 MHz帯を利用した P C S (personal communication services)、 及び欧州などで使用される 9 0 0 MHz帯を利用した G S M global system for mobile comnmnicat i ons)で動作する 卜リプ レノヾンド 対応の従来例である。  Fig. 6 shows a system (70) in which the above circuit is applied to a mobile phone terminal device. The mobile phone device shown in this example uses three band signals, namely, a digital cellular system (DCS) using the 180 MHz band used in Europe and a 190 MHz band used in North America. This is a conventional example that is compatible with PCS (personal communication services) and a triple premise that operates on the GSM global system for mobile communication using the 900 MHz band used in Europe and other countries.
システム（70)は、 アンテナ ANT、 ダイプレクサ（41)、 高周波側の D C S または P C Sのどちらか一方の信号を入出力する第 1送受信回路（20)、 及び低周波側の G S Mの信号を入出力する第 2送受信回路（30)から構成 される。 The system (70) consists of an antenna ANT, a diplexer (41), a first transmitting / receiving circuit (20) that inputs and outputs either the DCS or PCS signal on the high frequency side, and inputs and outputs a GSM signal on the low frequency side Consists of the second transmission / reception circuit (30) Is done.
ダイプレクサ（41 )は、 アンテナ ANTから入力された信号を、 中心周波数 帯域が高周波側で近接する D C Sまたは P C Sのどちらか一方の信号と、 低周波側の G S Mの信号とに分離し、 D C Sまたは P C Sのどちらか一 方の信号を第 1送受信回路（20)に出力し、 G S Mの信号を第 2送受信回 路（30)に出力する。 また、 第 1送受信回路（20)から入力される D C Sま たは P C Sのどちらかの信号と、 第 2送受信回路（30)から入力される G S Mの信号を結合して、 アンテナ MTから送信する。  The diplexer (41) separates the signal input from the antenna ANT into one of the DCS or PCS signal whose center frequency band is close on the high frequency side and the GSM signal on the low frequency side. One of these signals is output to the first transmission / reception circuit (20), and the GSM signal is output to the second transmission / reception circuit (30). Further, either the signal DCS or the signal PCS input from the first transmitting / receiving circuit (20) and the signal GSM input from the second transmitting / receiving circuit (30) are combined and transmitted from the antenna MT.
第 1送受信回路（20)は、 制御信号 V C 1により送受信の振り分けを行 なう第 1スイッチング回路（21 )と、 該第 1スィツチング回路（21 )に接続 された第 1受信回路（1 1 )と第 1送信回路（Π)から構成される。  The first transmitting / receiving circuit (20) includes a first switching circuit (21) for performing transmission / reception distribution according to the control signal VC1, and a first receiving circuit (11) connected to the first switching circuit (21). And a first transmission circuit (Π).
ダイプレクサ（41 )から第 1送受信回路（20)に入力された D C Sまたは P C Sのどちらか一方の信号は、 第 1スイッチング回路（21 )を通って、 スィツチング回路（74)を有する第 1送受信回路（20)に入力される。 スィ ツチング回路（74)は、 後述するように制御信号 V Cによって動作し、 第 1送受信回路（20)の受信信号が D C S信号ならば受信部 R X d側に切り 替えられ D C S信号が受信部 R X dから出力され、 また、 受信信号が P C S信号ならば、 受信部 R X p側に切り替えられて P C S信号が受信部 R x pから出力される。  Either the DCS or PCS signal input from the diplexer (41) to the first transmitting / receiving circuit (20) passes through the first switching circuit (21) and passes through the first transmitting / receiving circuit (74) having a switching circuit (74). Entered in 20). The switching circuit (74) is operated by the control signal VC as described later. If the received signal of the first transmission / reception circuit (20) is a DCS signal, the switching circuit (74) is switched to the receiving section RX d and the DCS signal is switched to the receiving section RX d If the received signal is a PCS signal, the signal is switched to the receiving unit RXp and the PCS signal is output from the receiving unit Rxp.
また、 送信される D C Sまたは P C Sのどちらか一方の信号は、 送信 部 T X d pから第 1送信回路（23)に入力され、 第 1スイッチング回路（2 1 )とダイプレクサ（41 )を通って、 アンテナ ANTから送信される。  Further, either the DCS signal or the PCS signal to be transmitted is input from the transmission unit TX dp to the first transmission circuit (23), passes through the first switching circuit (2 1) and the diplexer (41), and passes through the antenna. Sent from ANT.
第 2送受信回路（30)も、 制御信号 V C 2により送受信の振り分けを行 なう第 2スイッチング回路（31 )と、 該第 2スィツチング回路に接続され た第 2受信回路（32)と第 2送信回路（33)から構成される。  The second transmission / reception circuit (30) also performs a second transmission / reception distribution by the control signal VC2, a second reception circuit (32) connected to the second switching circuit, and a second transmission / reception circuit (32). It is composed of a circuit (33).
ダイプレクサ（41)から第 2送受信回路（30)に入力された G S Mの信号 は、 第 2スイッチング回路（31)を通って、 第 2受信回路（32)に入力され, 受信部 R x gから出力される。 GSM signal input from the diplexer (41) to the second transmitting / receiving circuit (30) Is input to the second receiving circuit (32) through the second switching circuit (31), and is output from the receiving unit R xg.
また、 送信される G S Mの信号は、 送信部 T X gから第 2送信回路（3 3)に入力され、 第 2スイッチング回路（31)とダイプレクサ（41)を通って， アンテナ ANTから送信される。  Further, the GSM signal to be transmitted is input from the transmission unit T Xg to the second transmission circuit (33), and is transmitted from the antenna ANT through the second switching circuit (31) and the diplexer (41).
上記第 1受信回路（11)は、 図 5に示すように、 スイッチング回路（74) と 2つの通過帯域フィルタ（2 ) (4 ) (以下 「 S AWフィルタ」 という）か ら構成される。 S AWフィルタ（2 ) (4)は、 一方（2)が D C S帯域通過 型であり、 他方（4)が P C S帯域通過型である。  As shown in FIG. 5, the first receiving circuit (11) includes a switching circuit (74) and two passband filters (2) (4) (hereinafter, referred to as “SAW filters”). One of the S AW filters (2) and (4) is a DCS band-pass type, and the other (4) is a PCS band-pass type.
スイッチング回路（74)は、 制御信号 V Cによって、 接続する S AWフ ィルタ（2) (4)の選択を切り替えるものであり、 D C S信号が入力され たときには、 制御信号 V Cにより、 D C S用の S AWフィル夕（2 )に接 続を切り替え、 逆に、 P C S信号が入力されたときには、 ？じ 用の A Wフィルタ（4)に接続の切替えを行なう。  The switching circuit (74) switches the selection of the S AW filters (2) and (4) to be connected by the control signal VC. When a DCS signal is input, the S AW filter for the DCS is switched by the control signal VC. Switch the connection to the filter (2). Conversely, when a PCS signal is input,? Switch the connection to the same AW filter (4).
つまり、 スイッチング回路（74)自体が、 制御信号 V Cによって、 信号 の振り分けを行なう機能を有し、 さらに、 S AWフィル夕（2 ) (4)も、 所定の帯域信号のみを通過させる機能を有しているから、 2段階で信号 の分離が行なわれ、 機能が重複することになる。  In other words, the switching circuit (74) itself has a function of distributing signals by the control signal VC, and the SAW filter (2) (4) also has a function of passing only a predetermined band signal. Therefore, the signal is separated in two stages, and the functions are duplicated.
システム（70)には、 小型化に対する強い要請があるが、 このように、 重複した機能が存在していたため、 回路設計上、 小型化には不利になる 問題があった。 また、 スイッチング回路（74)は、 一般的にダイオードス イッチから構成されるが、 ダイオードは、 基板に直接パターン形成する ことができず、 基板に実装する必要があるから、 小型化を達成できない 問題があった。  Although there is a strong demand for miniaturization of the system (70), there was a problem that circuit design was disadvantageous for miniaturization due to the existence of overlapping functions. The switching circuit (74) is generally composed of a diode switch, but the diode cannot be formed directly on the substrate and must be mounted on the substrate. was there.
加えて、 上記構成のシステム（70)は、 スイッチング回路（74)による回 路の複雑化や、 スィツチング回路（74)の制御による電力消費量の増加、 更には、 制御信号を使用することによる信号数の増加等の問題もあった。 本発明の目的は、 スイッチングによる信号の振り分けを不要とし、 情 報端末器などに利用可能で小型化、 省電力化及び回路の簡略化を達成で きる信号処理回路を提供することである。 発明の開示 In addition, the system (70) having the above-described configuration increases the complexity of the circuit by the switching circuit (74), increases power consumption by controlling the switching circuit (74), Further, there is a problem that the number of signals is increased by using the control signals. SUMMARY OF THE INVENTION An object of the present invention is to provide a signal processing circuit which does not need to distribute signals by switching, can be used for an information terminal, and can achieve downsizing, power saving and simplification of a circuit. Disclosure of the invention
上記課題を解決するために、 本発明の信号処理回路は、 第 1移相器と 第 1通過帯域フィルタとを直列接続した第 1信号路と、 第 2移相器と第 2通過帯域フィル夕とを直列接続した第 2信号路とを具え、 前記第 1移 相器と前記第 2移相器とを入力側にして、 前記第 1信号路と前記第 2信 号路とを並列接続した信号処理回路において、  In order to solve the above problems, a signal processing circuit according to the present invention includes a first signal path in which a first phase shifter and a first pass band filter are connected in series, a second phase shifter and a second pass band filter. And a second signal path in which the first and second signal paths are connected in series, and the first signal path and the second signal path are connected in parallel. In the signal processing circuit,
前記第 1移相器及び前記第 2移相器は、 入力信号を互いに逆位相とな る信号に変換する機能を有し、  The first phase shifter and the second phase shifter have a function of converting an input signal into signals having phases opposite to each other,
前記第 1通過帯域フィルタ及び前記第 2通過帯域フィルタは、 中心周 波数が互いに近接した通過帯域特性を有することを特徴とするものであ る。  The first passband filter and the second passband filter are characterized by having passband characteristics whose center frequencies are close to each other.
さらに、 前記信号処理回路を前記第 1信号路で 1 8 0 0 MH z帯域を 利用する D C S (digital cellular system), 前記第 2信号路で 1 9 0 0 M H z帯域を禾 ij用する P C S (personal communications services)を受 信する受信回路として用いたことを特徴とする。  Further, the signal processing circuit may use a DCS (digital cellular system) using the 180 MHz band on the first signal path, and a PCS (e.g., ij) using the 900 MHz band on the second signal path. It is used as a receiving circuit for receiving personal communications services).
本発明によれば、 信号処理回路に入力された信号（例えば D C Sを使用 する地域での信号）は第 1信号路において、 第 1移相器及び第 1通過帯域 フィルタにより規定されている通過帯域周波数 f 1を低損失で通過させ、 第 2信号路において、 第 2移相器及び第 2通過帯域フィルタで周波数帯 域 f 1 の近傍周波数である周波数帯域 f 2を逆移相かつ低損失で通過さ せるため、 信号処理回路通過後、 周波数帯域 f 1 の ： f 2に近い側を急峻 に減衰させた周波数特性を持つ信号を形成することができる。 即ち周波 数特性は、 周波数 ί 1の出力を最大とし f 1の近傍にある周波数 f 2を 最小とした周波数特性を得ることができる。 According to the present invention, a signal input to the signal processing circuit (for example, a signal in an area where DCS is used) is passed through a first signal path through a pass band defined by a first phase shifter and a first pass band filter. Pass the frequency f1 with low loss, and in the second signal path, the second phase shifter and the second passband filter pass through the frequency band f2 which is a frequency near the frequency band f1 with reverse phase shift and low loss. After passing through the signal processing circuit, the frequency band f 1: the side close to f 2 is sharp Thus, a signal having a frequency characteristic attenuated in the above manner can be formed. That is, the frequency characteristics can be obtained such that the output of the frequency ί1 is maximized and the frequency f2 near f1 is minimized.
また、 入力信号が帯域周波数 f 2 (例えば P C S地域で使用する時）を 主とする時は、 周波数： f 2を出力最大として周波数 f 1を減衰させた特 性を得ることができる。  Also, when the input signal is mainly at the band frequency f2 (for example, when used in the PCS area), it is possible to obtain a characteristic in which the frequency f2 is the maximum output and the frequency f1 is attenuated.
このとき、 従来のスイッチング方式の受信機と比較すると、 近接する f 1 と f 2 との互いの周波数に対する選択性を大きくするので、 所望の 周波数を選択しやすく、 ノィズなどに強い受信器を構成できる。  At this time, compared to the conventional switching type receiver, the selectivity of the adjacent f1 and f2 with respect to each other is increased, so that it is easy to select the desired frequency and a receiver that is strong against noise etc. is configured. it can.
また、 信号処理回路には、 信号の振り分けにスイッチング及びスイツ チングのための制御信号 V Cが不要であるから、 システムとして信号を 1系統減らすことができ、 また、 スイッチングによる電力消費を不要と することができる。  Also, since the signal processing circuit does not require a control signal VC for switching and switching for signal distribution, one signal can be reduced as a system, and power consumption due to switching is not required. Can be.
さらに、 第 1、 第 2移相器を基板に直接パターン形成することができ るから、 従来よりも基板に実装される素子数を減らすことができ、 シス テムの小型化と簡略化を達成できる。 図面の簡単な説明  In addition, since the first and second phase shifters can be patterned directly on the board, the number of elements mounted on the board can be reduced as compared with the conventional case, and the system can be downsized and simplified. . BRIEF DESCRIPTION OF THE FIGURES
図 1は、 本発明の回路ブロック図である。  FIG. 1 is a circuit block diagram of the present invention.
図 2は、 本発明の情報端末器の一実施例を示す回路図である。  FIG. 2 is a circuit diagram showing one embodiment of the information terminal device of the present invention.
図 3は、 本発明の信号処理回路の周波数出力特性図である。  FIG. 3 is a frequency output characteristic diagram of the signal processing circuit of the present invention.
図 4は、 本発明の信号処理回路の周波数出力特性図である。  FIG. 4 is a frequency output characteristic diagram of the signal processing circuit of the present invention.
図 5は、 従来の回路ブロック図である。  FIG. 5 is a conventional circuit block diagram.
図 6は、 従来の情報端末器の一実施例を示す回路図である。  FIG. 6 is a circuit diagram showing one embodiment of a conventional information terminal.
図 7は、 本発明の第 1信号処理回路の周波数特性とィンピーダンス分 布を示す図である。 図 8は、 本発明の第 2信号処理回路の周波数出力とィンピーダンス分 布を示す図である。 FIG. 7 is a diagram illustrating frequency characteristics and impedance distribution of the first signal processing circuit of the present invention. FIG. 8 is a diagram showing frequency output and impedance distribution of the second signal processing circuit of the present invention.
図 9は、 従来のフィル夕通過後の波形を示すグラフである。  FIG. 9 is a graph showing a conventional waveform after passing through a filter.
図 1 0は、 従来のフィル夕通過後の波形を示すグラフである。 発明を実施するための最良の形態  FIG. 10 is a graph showing a conventional waveform after passing through a filter. BEST MODE FOR CARRYING OUT THE INVENTION
本発明について構成を説明する。  The configuration of the present invention will be described.
図 1において、 外部よりある周波数帯域を含む信号が入力端子（7)に 入力される。 第 1信号路（5)は周波数帯域 f 1 を抽出する経路、 第 2信 号路は（6 )は第 1信号路を通過する周波数の近傍にある周波数帯域 f 2 を抽出する経路である。  In FIG. 1, a signal including a certain frequency band from the outside is input to an input terminal (7). The first signal path (5) is a path for extracting the frequency band f1, and the second signal path (6) is a path for extracting the frequency band f2 near the frequency passing through the first signal path.
図 2は本発明を携帯電話等の情報端末器として使用したものである。 なお、 上述の図 6で説明した構成には同じ符号を付し、 その説明は省略 する。  FIG. 2 shows an example in which the present invention is used as an information terminal such as a mobile phone. Note that the same reference numerals are given to the configurations described in FIG. 6 described above, and description thereof will be omitted.
受信回路の例として、 第 1移相器（1 )と第 1 S AWフィルタ（2 )及び 第 2移相器（3 )と第 2 S AWフィルタ（4)の望ましい周波数特性とィン ピーダンス分布を図 7、 図 8に示している。  As an example of the receiving circuit, desirable frequency characteristics and impedance distribution of the first phase shifter (1) and the first S AW filter (2) and the second phase shifter (3) and the second S AW filter (4) Figure 7 and Figure 8 show this.
図 7に示すように、 第 1移相器（1 )と第 1 S AWフィルタ（2 )の特性 は、 周波数帯域： f 1 (例えば D C S帯域の信号 ： 1 8 0 5〜 1 8 8 0 MH z)の信号に対して、 インピーダンスが 5 0 Ω (図中点 ο; 1で示す）となり、 P C S帯域（1 9 3 0〜 1 9 9 0 MHz)の信号に対してハイインピーダンス (図中点ひ 2で示す）となるように設計されている。  As shown in FIG. 7, the characteristics of the first phase shifter (1) and the first S AW filter (2) are as follows: frequency band: f1 (for example, DCS band signal: 1805 to 188 MHz) For the signal of z), the impedance becomes 50 Ω (indicated by point ο; 1 in the figure), and for the signal in the PCS band (1930 to 199 MHz), the high impedance (point in the figure) (Indicated by 2).
図 8に示すように、 第 2移相器（3)と第 2 S AWフィルタ（4)の特性 は、 P C Sの帯域（1 9 3 0〜 1 9 9 0 MHz)に対して、 インピーダンスが 5 0 Ω (図中点 iS 1で示す）となり、 D C S帯域（1 8 0 5〜 ： 1 8 8 0 MH z)の信号が'、 ハイインピーダンス（図中点 2で示す）となるように設計 されている。 As shown in Fig. 8, the characteristics of the second phase shifter (3) and the second S AW filter (4) show that the impedance is 5 for the PCS band (1930 to 199 MHz). 0 Ω (indicated by point iS 1 in the figure), and designed so that the signal in the DCS band (1805 to: 880 MHz) becomes high impedance (indicated by point 2 in the figure) Have been.
入力される信号が周波数帯域 f 1 (例えば D C S地域で使用している 時）である場合、 第 1信号路において、 第 1移相器は周波数帯域 f 1を低 損失で通過させ、 第 1通過帯域フィルタ（S A Wフィルタ）で周波数帯域 ： f 1を選択的に抽出する。 一方、 第 2信号路において、 第 2移相器は第 1移相器に対して逆移相となるように回路が構成され、 第 2通過帯域フ ィルタ（S A Wフィルタ）は周波数帯域 f 1 に近接する周波数帯域 f 2を 選択的に通過させており、 第 2信号路は第 1信号路に対し逆移相となつ た周波数帯域 f 2を通過させる。 従って、 入力信号は第 1信号路と第 2 信号路の経由後、 周波数 f 1 と周波数 f 2 との間の出力差が急峻な信号 となる。 即ち、 入力信号の受信回路通過後の周波数特性は図 3となる。 一方、 入力周波数が f 2の時（例えば P C S地域で使用している時）は、 同様に図 4となる。  If the input signal is in the frequency band f 1 (for example, when used in the DCS area), in the first signal path, the first phase shifter passes the frequency band f 1 with low loss and the first pass The frequency band: f1 is selectively extracted by a bandpass filter (SAW filter). On the other hand, in the second signal path, the circuit is configured so that the second phase shifter is in phase shift with respect to the first phase shifter, and the second pass band filter (SAW filter) is applied to the frequency band f 1. The adjacent frequency band f2 is selectively passed, and the second signal path passes through the frequency band f2, which has a phase shift opposite to that of the first signal path. Therefore, after the input signal passes through the first signal path and the second signal path, the output signal between the frequency f 1 and the frequency f 2 becomes a steep signal. That is, the frequency characteristics of the input signal after passing through the receiving circuit are as shown in FIG. On the other hand, when the input frequency is f2 (for example, when used in the PCS area), the same applies to FIG.
従来のスイッチング方式の受信機では、 単に周波数帯域 f 1 、 f 2を 選択的に通すだけであったものが、 本発明において、 近接する周波数 f 1 、 f 2の互いの周波数に対する選択性を大きくすることができるため、 ノイズなどに強い受信器を構成できる。  In the conventional switching type receiver, only the frequency bands f 1 and f 2 were selectively passed, but in the present invention, the selectivity of the adjacent frequencies f 1 and f 2 to each other is increased. This makes it possible to construct a receiver that is resistant to noise and the like.
上記実施例の説明は、 本発明を説明するためのものであって、 特許請 求の範囲に記載の発明を限定し、 或は範囲を減縮する様に解すべきでは ない。 又、 本発明の各部構成は上記実施例に限らず、 特許請求の範囲に 記載の技術的範囲内で種々の変形が可能である。 産業上の利用可能性  The description of the above embodiments is for the purpose of illustrating the present invention and should not be construed as limiting the invention described in the claims or reducing the scope thereof. The configuration of each part of the present invention is not limited to the above embodiment, and various modifications can be made within the technical scope described in the claims. Industrial applicability
以上のように、 本発明の信号処理回路によれば、 所望の周波数を選択 しゃすく、 ノイズなどに強い受信器を構成できる。 本発明の信号処理回 路は、 携帯電話等の情報端末器に利用することができる。  As described above, according to the signal processing circuit of the present invention, it is possible to configure a receiver that can select a desired frequency, is resistant to noise and the like. The signal processing circuit of the present invention can be used for information terminals such as mobile phones.

Claims

s冃 求 の 範 囲 第 1移相器と第 1通過帯域フィル夕とを直列接続した第 1信号路 と、 第 2移相器と第 2通過帯域フィルタとを直列接続した第 2信号 路とを具え、 前記第 1移相器と前記第 2移相器とを入力側にして、 前記第 1信号路と前記第 2信号路^:を並列接続した信号処理回路に おいて、  s 冃 range The first signal path in which the first phase shifter and the first passband filter are connected in series, and the second signal path in which the second phase shifter and the second passband filter are connected in series. A signal processing circuit having the first phase shifter and the second phase shifter as input sides, and the first signal path and the second signal path ^: connected in parallel.
前記第 1移相器及び前記第 2移相器は、 入力信号を互いに逆位相 となる信号に変換する機能を有し、  The first phase shifter and the second phase shifter have a function of converting an input signal into signals having phases opposite to each other,
前記第 1通過帯域フィルタ及び前記第 2通過帯域フィル夕は、 中 心周波数が互いに近接した通過帯域特性を有することを特徴とする 信号処理回路。  A signal processing circuit, wherein the first passband filter and the second passband filter have passband characteristics whose center frequencies are close to each other.
前記請求項 1に記載の信号処理回路を前記第 1信号路で 1 8 0 0 MH z帯域を利用する D C S (digital cellular system) 前記第 2 信号路で 1 9 0 0 MH z帯域を利用する P C S (personal coramunic at ions servi ces)を受信する受信回路として用いたことを特徴とす る情報端末装置。  The signal processing circuit according to claim 1, wherein the first signal path uses a 180 MHz band DCS (digital cellular system) The second signal path uses a 900 MHz band PCS An information terminal device characterized in that it is used as a receiving circuit for receiving (personal coramunicic at ions services).
PCT/JP2002/001393 2001-02-19 2002-02-18 Signal processing circuit WO2002067359A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001-041412 2001-02-19
JP2001041412A JP2002246809A (en) 2001-02-19 2001-02-19 Signal processing circuit

Publications (1)

Publication Number Publication Date
WO2002067359A1 true WO2002067359A1 (en) 2002-08-29

Family

ID=18903861

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/001393 WO2002067359A1 (en) 2001-02-19 2002-02-18 Signal processing circuit

Country Status (2)

Country Link
JP (1) JP2002246809A (en)
WO (1) WO2002067359A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109301457A (en) * 2018-10-15 2019-02-01 京信通信系统（中国）有限公司 Antenna for base station and its feeding network system

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3919194B2 (en) * 2003-08-11 2007-05-23 ソニー・エリクソン・モバイルコミュニケーションズ株式会社 Front-end module
CN1765060A (en) * 2004-03-01 2006-04-26 三洋电机株式会社 Isolation trap circuit, antenna switch module and transmission circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04196829A (en) * 1990-11-28 1992-07-16 Hitachi Ltd Branching filter device and mobile radio equipment using same
JPH09270604A (en) * 1996-03-29 1997-10-14 Oki Electric Ind Co Ltd Branching filter package
JPH10270914A (en) * 1997-03-25 1998-10-09 Oki Electric Ind Co Ltd Strip line and branching circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04196829A (en) * 1990-11-28 1992-07-16 Hitachi Ltd Branching filter device and mobile radio equipment using same
JPH09270604A (en) * 1996-03-29 1997-10-14 Oki Electric Ind Co Ltd Branching filter package
JPH10270914A (en) * 1997-03-25 1998-10-09 Oki Electric Ind Co Ltd Strip line and branching circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109301457A (en) * 2018-10-15 2019-02-01 京信通信系统（中国）有限公司 Antenna for base station and its feeding network system
CN109301457B (en) * 2018-10-15 2023-09-05 京信通信技术(广州)有限公司 Base station antenna and feed network system thereof

Also Published As

Publication number Publication date
JP2002246809A (en) 2002-08-30

Similar Documents

Publication Publication Date Title
US7583936B2 (en) Circuit with reduced insertion loss and component comprising one such circuit
US5815804A (en) Dual-band filter network
CN1307794C (en) Double-path bandpass filter system using acoustic resonator in lattice topology structure
US7155193B2 (en) Multi-channel filtering system for transceiver architectures
US7570622B2 (en) High-frequency circuit apparatus and communication apparatus using the same
EP0959567A1 (en) Diplexer for mobile phone
CN100454770C (en) Radio signal switching circuit and radio communication apparatus
US7629862B2 (en) Composite duplexer
KR100357408B1 (en) Multiple frequency band receiver
JP2002185356A (en) Front end circuit for communication terminal device
JP2007525857A (en) Frequency selective device and method of receiving / transmitting communication signal in wireless multiband device thereof
US20100302976A1 (en) Front-End Circuit
CN110429941B (en) Antenna control circuit and mobile terminal
JP2002050980A (en) High frequency switch and radio communication apparatus using the switch
US6922554B2 (en) Method for implementing a transceiver and a transceiver
JP3402186B2 (en) Transmitter / receiver circuit for dual band wireless communication device
WO2002067359A1 (en) Signal processing circuit
JPH1041704A (en) Compatible antenna
JP2002335104A (en) Antenna multicoupler and mobile communications equipment using the same
KR100635160B1 (en) Quad band front end module
EP1381166A1 (en) Composite high-frequency part and information terminal apparatus using the same
JP3105768B2 (en) Receiver circuit
JP2004228666A (en) Antenna duplexer
JP2002208875A (en) Antenna-sharing unit
KR100716796B1 (en) Triplexer

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase