WO2002061836A1 - High voltage semiconductor device - Google Patents

High voltage semiconductor device Download PDF

Info

Publication number
WO2002061836A1
WO2002061836A1 PCT/US2002/002592 US0202592W WO02061836A1 WO 2002061836 A1 WO2002061836 A1 WO 2002061836A1 US 0202592 W US0202592 W US 0202592W WO 02061836 A1 WO02061836 A1 WO 02061836A1
Authority
WO
WIPO (PCT)
Prior art keywords
insulating layer
substrate
passive
ground surface
compound semiconductor
Prior art date
Application number
PCT/US2002/002592
Other languages
French (fr)
Other versions
WO2002061836A9 (en
Inventor
David Russell Hoag
Timothy Edward Boles
Daniel G. Curcio
Original Assignee
M/A-Com Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by M/A-Com Inc. filed Critical M/A-Com Inc.
Priority to EP02707617A priority Critical patent/EP1364405A4/en
Priority to US10/470,481 priority patent/US6946717B2/en
Priority to JP2002561283A priority patent/JP2004527107A/en
Priority to KR1020037010062A priority patent/KR100866840B1/en
Publication of WO2002061836A1 publication Critical patent/WO2002061836A1/en
Publication of WO2002061836A9 publication Critical patent/WO2002061836A9/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3192—Multilayer coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/868—PIN diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0104—Zirconium [Zr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01072—Hafnium [Hf]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12043—Photo diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13062—Junction field-effect transistor [JFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/548—Amorphous silicon PV cells

Definitions

  • the present invention relates generally to high-voltage semiconductor devices, and, more specifically, to high-voltage compound semiconductor devices having active devices electrically coupled to passive devices.
  • P Intrinsic N (PIN) Diodes are used commonly in an assortment of commercial and military applications as switches, phase shifters, and attenuators. Recently, a variety of multi- port PIN designs capable of operating at mmW frequencies have become available by integrating PIN diodes with passive elements on a common compound semiconductor substrate.
  • compound semiconductor device refers to a device which comprises a compound semiconductor substrate upon which are disposed active and passive elements where are electrically coupled together, either directly or indirectly.
  • compound semiconductor refers to any non-silicon-containing compound of two or more elements having an electrical conductivity between that of a conductor and a dielectric.
  • Common compound semiconductors include III-V and II-VI group compounds such as gallium arsenide (GaAs) and zinc sulfur (ZnS), respectively.
  • GaAs gallium arsenide
  • ZnS zinc sulfur
  • a compound semiconductor does not comprise a group IV element.
  • active element refers to an electrical component having at least two states between which there is no linear correlation, that is, the component switches between the states according to a step function.
  • active elements include PIN diodes and transistors.
  • passive element refers to an electrical component that has only one state, which, if it changes at all, changes linearly. Examples of passive elements include capacitors, inductors, resistors, and transmission lines. For illustrative purposes, specific reference is made to GaAs PIN diodes throughout this disclosure. It should be understood, however, that the invention is not limited to this particular type of compound semiconductor device.
  • FIG. 1 An exemplary prior art GaAs PIN diode is disclosed in detail in U.S. Patent 5,159,296 issued to Nelson and is shown in Figure 1.
  • the figure shows a compound semiconductor device 100 comprising an active component 101, which, in this case, is a PIN diode 101a, immediately adjacent a passive element 111, which, in this case, is a metallic transmission line 11 la used to connect various circuit elements together.
  • the transmission line I l ia may be either parasitically coupled to the PIN diode or directly coupled using an additional metal layer.
  • This particular transmission line 11 la is a metal layer that is deposited on the surface of the semiconductor substrate 119 and is parasitically coupled to the PIN diode 101a.
  • a Schottky junction 113 is formed between the ground plane 105 and the deposited metallic transmission line I l ia.
  • This junction can be represented as a diode 115 in series with a resistor 117 leading to ground.
  • a Schottky barrier is formed when a metal is placed in intimate contact with a semiconductor. A transfer of charge from the semiconductor to the adjoining metal will occur to satisfy the requirement for a continuous Fermi level across the metallurgical junction. The metal will accumulate electrons or holes along its surface and the semiconductor will form a depletion region of the opposite charge. Under ideal conditions, the magnitude of the potential barrier that develops from the transfer of charge is equal to the difference in the work functions between the metal and the semiconductor. In the case of GaAs, the potential barrier is more dependent on the density of surface states than it is on the type of metal that forms the Schottky junction.
  • the surface state density is significant, which tends to pin the Fermi level such that the potential barrier will approximate 0.8 eN, independent of the Schottky metal.
  • the characteristics of any Schottky junction will largely depend on the surface condition present during the deposition of the metal. Therefore, the processing steps used to prepare the surface for metallization are critical to the device characteristics and the overall-manufacturing yield.
  • the PIN diodes described above are well suited in applications where the RF signal power and the system potentials are low, such as in automotive applications that use a 12 volt system, since, at relatively low operating voltages, the amount of leakage current that flows from the transmission line 11 la to ground is negligible. It is desirable, however, to use these PIN diode configurations in systems using higher energy signals such as missile systems that handle large RF signals and create sizable potentials across the PIN diodes. Unfortunately, when the voltage level increases past a certain breakdown point, a sizable leakage current flows from the junction 113 located between the metal transmission line I l ia and the GaAs layer to ground, thereby rendering the circuit useless for normal operation.
  • the semi-conducting nature of the GaAs substrate causes it to behave as a large-value resistor, meaning it is an insulator at lower voltage levels but conducts relatively large currents at higher voltage levels. It has been found the prior art PIN diode switches fail almost immediately and catastrophically when the potential increases to levels of 28-34 volts and above. Accordingly, as used herein, the term "high voltage” refers to potentials greater than 34 volts.
  • the present invention provides an improved structure and preparation technique for a compound semiconductor device for use in high voltage applications.
  • the compound semiconductor device of the present invention comprises a layer of insulating material between the compound semiconductor substrate and the passive element deposited thereon.
  • the insulating layer is capable of withstanding significantly higher potentials and providing greater electrical isolation than the compound semiconductor substrate. Accordingly, rather than having a resistive path to ground through the semiconductor substrate, the device of the present invention behaves as if it has a resistor/capacitor (RC) coupling to ground.
  • RC resistor/capacitor
  • This configuration offers a number of advantages over the prior art. First, it allows the device to function at voltage levels significantly higher than the 28-34 volt maximum facing prior art devices. Additionally, applicants have discovered that the insulating layer also improves the device's performance with respect to its return loss, output return loss, and insertion loss.
  • one aspect of the invention is a compound semiconductor device in which the passive device is isolated from ground by an RC coupling.
  • the device comprises: (a) a compound semiconductor substrate having a ground surface; (b) an active element disposed on the substrate; (c) a passive element disposed on the substrate and electrically coupled to the active element; and (d) an insulating layer adjacent the substrate and interposed between the passive device and ground surface such that there is no resistive ground path from the passive device to the ground surface.
  • high-voltage compound semiconductor devices of the present invention include, for example, a PIN diode switch, a monolithic amplifier, a voltage controlled oscillator, a phase shifter, a limiter, multiplier, or an attenuator.
  • the insulating layer comprises multiple layers that are deposited in a way as to balance internal stresses therein. That is, applicants have discovered that the insulating layer material and substrate material tend to have different physical properties and react differently to thermal changes. Thus, after extended exposure to thermal cycles, the insulating layer may show signs of stress such as flaking and/or cracking. Applicants have minimized these effects by neutralizing internal stresses within the insulating layer.
  • the insulator layer comprises two or more layers having opposing mechanical film stresses.
  • the insulating layer comprises a tensile layer in which the mechanical film stresses tend to deform the layer in a upward concave configuration and a compression layer in which the mechanical film stresses tend to deform the layer in a downward concave configuration.
  • the mechanical film stresses in this arrangement tend to counteract each other resulting in a dimensionally stable layer over a relatively large thermal range.
  • the use comprises (a) providing a compound semiconductor device as described above, and (b) applying a high voltage potential between the passive element and ground.
  • the high voltage potential may be applied to the passive element for PIN diode switching, monolithic amplifying, voltage controlled oscillating, phase shifting, limiting, multiplying, and attenuating.
  • Another aspect of the invention is a system comprising the high- voltage compound semiconductor described above.
  • Examples of such systems include, for example, opto electronic high speed switching networks, high power phased array radar systems, and high power seeker heads in missile systems.
  • Figure 1 is a cross-sectional view of a device in accordance with the prior art
  • Figure 2 is a cross-sectional view of a device in accordance with the present invention.
  • Figure 3 is a graph of the input return loss, output return loss, and the insertion loss measured using an LNA to DELTA port configuration
  • Figure 4 is a graph of the input return loss, output return loss, and the insertion loss measured using an LNA to SUM port configuration
  • Figure 5 is a graph of the input return loss, output return loss, and the insertion loss measured using an XMT to SUM port configuration.
  • a compound semiconductor device 200 comprises (a) a compound semiconductor substrate 219 electrically coupled to a ground surface 205; (b) an active element 201 disposed on the substrate 219; (c) a passive element 211 disposed on the substrate 219 and electrically coupled to the active element 201; and (d) an insulating layer 202 adjacent the substrate 219 and inte ⁇ osed between the passive device 211 and the ground surface 205 such that there is no direct resistive ground path from the passive device to the ground surface.
  • the substrate 219 comprises a compound semiconductor, which, as defined above, is any non-silicon-containing compound of two or more elements having an electrical conductivity between that of a conductor and a dielectric.
  • Preferred compound semiconductors include III-V and II-VI group compounds, such as GaAs, AlGaAs, InP, InGaAs, GaN, AJN, GaP, INAs, AlSb, GaSb, InSb, InGaAs, InGaP, ZnSe, ZnS, and HgCdTl. More preferably, the compound semiconductor material is GaAs.
  • the active element 201 is disposed on the substrate 219 using known techniques.
  • the active element may be any electrical component having at least two states between which there is no linear correlation, that is, the component switches between the states according to a step function.
  • the active element comprises at least one of a diode (e.g., a P Intrinsic N (PIN) Diodes, photo diode, light emitting diode (LED), varactor diodes), a transistor (e.g., junction field effect transistor (JFET), Bipolar transistor or bipolar junction transistor (BJT), hetero junction bipolar transistors (HBT)), and opto-electronic devices such as lasers (e.g., vertical cavity surface emitting laser (VCSEL), double channel, planar buried heterostructure (DC-PBH), buried crescent (BC), distributed feedback (DFB), distributed bragg reflector (DBR), etc.), light emitting diodes (LEDs) (e.g.
  • a diode e.g., a
  • the active element comprises a PIN diode 201a as shown in Figure 2.
  • the passive element 211 is disposed on the substrate 219 also using known techniques.
  • the passive element may be any electrical component which has only one state which, if it changes at all, changes linearly.
  • Preferred passive elements include capacitors, inductors, resistors, and transmission lines. More preferably, the passive element is a transmission line as shown in Figure 2. It has been found that a transmission line comprising a stack of layers of titanium, platinum, and gold (Ti-Pt- Au-Ti) provides acceptable results.
  • the passive element 211 is separated from the substrate by an insulating layer 202.
  • the insulating layer is capable of maintaining a potential of preferably at least 40 volts, more preferably, at least 100 volts, and even more preferably at least 250 volts. To this end, the layer must comprise a suitable material and have a suitable thickness.
  • the insulating layer 202 can be any dielectric material which has a resistivity of at least 1 x 10 10 ⁇ /cm, and, preferably, at least 1 x 10 u ⁇ /cm.
  • the thermal expansion of the dielectric material is matched to that of the substrate to provide a more robust package which does not degrade appreciably as the device thermally cycles.
  • the thermal expansion characteristics of the insulating layer should approximate those of the substrate. Therefore, the choice of dielectric material will be dependent somewhat on the compound semiconductor substrate used.
  • CTE coefficients of thermal expansion
  • Suitable dielectric materials include, for example, ceramic materials which are oxides, nitrides, carbides, borides and suicides and combinations thereof. Examples of such suitable materials include, but are not limited to, aluminum nitride, silicon nitride, aluminum oxide, tin oxide, titanium carbide, hafnium oxide, zirconium oxide, titanium oxide and dioxide, lithium aluminate.
  • the insulating layer preferably comprises silicon nitride (Si 3 N 4 ) because Si 3 N 4 is a high- resistivity dielectric, has favorable mechanical properties and is easily deposited on GaAs.
  • the device of the present invention can theoretically withstand potentials of at least 228 volts (wherein 200 volts insulation is provided by the 4000 angstroms thick Si 3 N 4 layer and 28 volts insulation is provided by the semiconductor).
  • a sufficiently thick insulating layer between the metal layer 201 and the semiconducting substrate 205 is desirable to raise the breakdown voltages associated with the device, applicants have discovered that it is not possible to simply deposit a 4000 angstroms thick insulating layer upon the semiconductor substrate to achieve the desired result.
  • a layer of Si 3 N 4 of sufficient thickness will experience cracking after extended exposure to thermal fluctuations. These cracks are caused by the dissimilar thermal expansion properties of the Si 3 N 4 and the GaAs. Once the insulating layer begins to crack, its performance is compromised and eventually it will fail.
  • the insulating layer in accordance with the present invention is deposited in such a way as to neutralize its thermal expansion characteristics.
  • the insulating layer comprises two separate layers of Si 3 N 4 .
  • the stresses in the each of the two separate Si 3 N 4 layers are controlled to be matched in CTE strength but opposite in direction.
  • a first layer of Si 3 N 4 203 is deposited directly on the GaAs substrate using a high frequency plasma (approximately 13.66 MHz) deposition. This creates a tensile layer of Si 3 N 4 203.
  • a tensile layer is one in which the mechanical stress force vectors within the layer tend to pull inward toward the center of the layer.
  • a second layer of Si 3 N 4 204 is then deposited as a compressive layer using a low frequency plasma (approximately 200 kHz) deposition.
  • a compressive layer is one in which the mechanical stress force vectors within the layer tend to push outward toward the edges of the layer. This creates a tendency for the layer to cup downward after it is deposited.
  • the two separate layers of Si 3 N 4 are designed to achieve a balance between the mechanical stresses within the insulating layer, thus reducing the overall mechanical stress present in the insulating layer 202.
  • the combination of the two layers results in an insulating layer 202 with a zero sum stress or nearly a zero sum stress. This prevents the device from exhibiting cracking and flaking of the insulating layer as the device is exposed to thermal fluctuations.
  • the breakdown voltage of the devices is substantially increased. This allows the device to be used in larger signal applications that use higher voltage levels. It has been found that potentials can be applied between the passive element and ground exceeding about 40 volts, preferably exceeding about 100 volts, and even more preferably exceeding about 200 volts. Examples of systems using larger signal applications include, for example, opto electronic high speed switching networks, high power phased array radar systems, and high power seeker heads in missile systems. In a preferred embodiment, the device is used as a PIN switch in a high power seeker head in a missile system to switch between transmit and receive modes.
  • a wafer of GaAs was provided as a substrate 219 for the compound semiconductor device 200.
  • the insulating layer of Si 3 N 4 was formed before depositing the PIN diode 201a and transmission line 211a on the substrate 219.
  • the Si 3 N 4 layer was deposited in two steps. First, a 1000 angstroms thick layer was applied using a high frequency plasma (approximately 13.66 MHz) deposition to create a tensile layer. Next, a 3000 angstroms thick layer was deposited on top of the 1000 angstroms layer using a low frequency plasma (approximately 200 kHz) deposition.
  • the transmission line 211a was produced by depositing a metal stack of layers on the substrate 219.
  • the stack comprised titanium, platinum, gold, and titanium (i.e., Ti-Pt- Au-Ti).
  • the device was thermally stressed and tested for breakdown voltage. The device was able to support potentials in excess of 250V without any sign of degradation. In addition, the device was subjected to an accelerated life test. The device was burned in at 125 °C with a bias of 56V over incremental periods of 168, 340, 500, and 1000 hrs. At each time interval, the device was evaluated at 56V and 70V with no signs of degradation.
  • the RF performance of the device was measured from 30 GHz to 40 GHz.
  • the device generated was a 3-pole, 3-throw switch, with the three terminals labeled LNA, DELTA, and SUM.
  • the Input Return Loss, Output Return Loss, and the Insertion Loss were measured using an LNA to DELTA port configuration, and LNA to SUM port configuration, and an XMT to SUM port configuration.
  • the results of the tests are shown in Figures 3, 4, and 5, respectively.
  • the addition of the nitride insulating layer actually improved overall high frequency performance by several tenths of a dB.

Landscapes

  • Microelectronics & Electronic Packaging (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)

Abstract

A compound semiconductor device is comprising a compound semiconductor substrate (219) having a ground plane (205); an active element (201) disposed on the substrate; a passive element (211) disposed on the substrate and electrically coupled to the active element; and an insulating layer (202) adjacent the substrate and interposed between the passive device and ground surface such that there is no resistive ground path from the passive device to the ground surface.

Description

HIGH VOLTAGE SEMICONDUCTOR DEVICE
Related Application
Priority of this application is based on Provisional Application No. 60/265,052, filed January 30, 2001, and incorporated herein by reference
Field of Invention
The present invention relates generally to high-voltage semiconductor devices, and, more specifically, to high-voltage compound semiconductor devices having active devices electrically coupled to passive devices.
Background of the Invention
P Intrinsic N (PIN) Diodes are used commonly in an assortment of commercial and military applications as switches, phase shifters, and attenuators. Recently, a variety of multi- port PIN designs capable of operating at mmW frequencies have become available by integrating PIN diodes with passive elements on a common compound semiconductor substrate.
These new designs are representative of a type of device referred to herein as a "compound semiconductor device." As used herein, this term refers to a device which comprises a compound semiconductor substrate upon which are disposed active and passive elements where are electrically coupled together, either directly or indirectly. As used herein, the term "compound semiconductor" refers to any non-silicon-containing compound of two or more elements having an electrical conductivity between that of a conductor and a dielectric. Common compound semiconductors include III-V and II-VI group compounds such as gallium arsenide (GaAs) and zinc sulfur (ZnS), respectively. Typically, a compound semiconductor does not comprise a group IV element. The term "active element," as used herein, refers to an electrical component having at least two states between which there is no linear correlation, that is, the component switches between the states according to a step function. Examples of active elements include PIN diodes and transistors. Conversely, the term "passive element," as used herein, refers to an electrical component that has only one state, which, if it changes at all, changes linearly. Examples of passive elements include capacitors, inductors, resistors, and transmission lines. For illustrative purposes, specific reference is made to GaAs PIN diodes throughout this disclosure. It should be understood, however, that the invention is not limited to this particular type of compound semiconductor device.
An exemplary prior art GaAs PIN diode is disclosed in detail in U.S. Patent 5,159,296 issued to Nelson and is shown in Figure 1. The figure shows a compound semiconductor device 100 comprising an active component 101, which, in this case, is a PIN diode 101a, immediately adjacent a passive element 111, which, in this case, is a metallic transmission line 11 la used to connect various circuit elements together. The transmission line I l ia may be either parasitically coupled to the PIN diode or directly coupled using an additional metal layer. This particular transmission line 11 la is a metal layer that is deposited on the surface of the semiconductor substrate 119 and is parasitically coupled to the PIN diode 101a. By configuring the device 100 in this manner, a Schottky junction 113 is formed between the ground plane 105 and the deposited metallic transmission line I l ia. This junction can be represented as a diode 115 in series with a resistor 117 leading to ground.
A Schottky barrier is formed when a metal is placed in intimate contact with a semiconductor. A transfer of charge from the semiconductor to the adjoining metal will occur to satisfy the requirement for a continuous Fermi level across the metallurgical junction. The metal will accumulate electrons or holes along its surface and the semiconductor will form a depletion region of the opposite charge. Under ideal conditions, the magnitude of the potential barrier that develops from the transfer of charge is equal to the difference in the work functions between the metal and the semiconductor. In the case of GaAs, the potential barrier is more dependent on the density of surface states than it is on the type of metal that forms the Schottky junction. Thus, for GaAs, the surface state density is significant, which tends to pin the Fermi level such that the potential barrier will approximate 0.8 eN, independent of the Schottky metal. The characteristics of any Schottky junction will largely depend on the surface condition present during the deposition of the metal. Therefore, the processing steps used to prepare the surface for metallization are critical to the device characteristics and the overall-manufacturing yield.
The PIN diodes described above are well suited in applications where the RF signal power and the system potentials are low, such as in automotive applications that use a 12 volt system, since, at relatively low operating voltages, the amount of leakage current that flows from the transmission line 11 la to ground is negligible. It is desirable, however, to use these PIN diode configurations in systems using higher energy signals such as missile systems that handle large RF signals and create sizable potentials across the PIN diodes. Unfortunately, when the voltage level increases past a certain breakdown point, a sizable leakage current flows from the junction 113 located between the metal transmission line I l ia and the GaAs layer to ground, thereby rendering the circuit useless for normal operation. The applicants recognize that this current leakage is due to the inadequate insulating qualities of the GaAs at higher voltage levels. The semi-conducting nature of the GaAs substrate causes it to behave as a large-value resistor, meaning it is an insulator at lower voltage levels but conducts relatively large currents at higher voltage levels. It has been found the prior art PIN diode switches fail almost immediately and catastrophically when the potential increases to levels of 28-34 volts and above. Accordingly, as used herein, the term "high voltage" refers to potentials greater than 34 volts.
It is desirable to have a device that functions in a manner similar to the prior art devices, but that will withstand the higher voltage levels required by the high-energy signal systems found today. Summary of the Invention
The present invention provides an improved structure and preparation technique for a compound semiconductor device for use in high voltage applications. The compound semiconductor device of the present invention comprises a layer of insulating material between the compound semiconductor substrate and the passive element deposited thereon. The insulating layer is capable of withstanding significantly higher potentials and providing greater electrical isolation than the compound semiconductor substrate. Accordingly, rather than having a resistive path to ground through the semiconductor substrate, the device of the present invention behaves as if it has a resistor/capacitor (RC) coupling to ground.
This configuration offers a number of advantages over the prior art. First, it allows the device to function at voltage levels significantly higher than the 28-34 volt maximum facing prior art devices. Additionally, applicants have discovered that the insulating layer also improves the device's performance with respect to its return loss, output return loss, and insertion loss.
Accordingly, one aspect of the invention is a compound semiconductor device in which the passive device is isolated from ground by an RC coupling. In a preferred embodiment, the device comprises: (a) a compound semiconductor substrate having a ground surface; (b) an active element disposed on the substrate; (c) a passive element disposed on the substrate and electrically coupled to the active element; and (d) an insulating layer adjacent the substrate and interposed between the passive device and ground surface such that there is no resistive ground path from the passive device to the ground surface. Examples of high-voltage compound semiconductor devices of the present invention include, for example, a PIN diode switch, a monolithic amplifier, a voltage controlled oscillator, a phase shifter, a limiter, multiplier, or an attenuator.
In a particularly preferred embodiment, the insulating layer comprises multiple layers that are deposited in a way as to balance internal stresses therein. That is, applicants have discovered that the insulating layer material and substrate material tend to have different physical properties and react differently to thermal changes. Thus, after extended exposure to thermal cycles, the insulating layer may show signs of stress such as flaking and/or cracking. Applicants have minimized these effects by neutralizing internal stresses within the insulating layer. To this end, in a preferred embodiment, the insulator layer comprises two or more layers having opposing mechanical film stresses. For example, in a preferred embodiment, the insulating layer comprises a tensile layer in which the mechanical film stresses tend to deform the layer in a upward concave configuration and a compression layer in which the mechanical film stresses tend to deform the layer in a downward concave configuration. The mechanical film stresses in this arrangement tend to counteract each other resulting in a dimensionally stable layer over a relatively large thermal range.
Another aspect of the invention is the use of the compound semiconductor device in high voltage applications. In a preferred embodiment, the use comprises (a) providing a compound semiconductor device as described above, and (b) applying a high voltage potential between the passive element and ground. For example, the high voltage potential may be applied to the passive element for PIN diode switching, monolithic amplifying, voltage controlled oscillating, phase shifting, limiting, multiplying, and attenuating.
Another aspect of the invention is a system comprising the high- voltage compound semiconductor described above. Examples of such systems include, for example, opto electronic high speed switching networks, high power phased array radar systems, and high power seeker heads in missile systems.
Brief Description of the Drawings
Figure 1 is a cross-sectional view of a device in accordance with the prior art;
Figure 2 is a cross-sectional view of a device in accordance with the present invention;
Figure 3 is a graph of the input return loss, output return loss, and the insertion loss measured using an LNA to DELTA port configuration;
Figure 4 is a graph of the input return loss, output return loss, and the insertion loss measured using an LNA to SUM port configuration; and
Figure 5 is a graph of the input return loss, output return loss, and the insertion loss measured using an XMT to SUM port configuration.
Detailed Description of the Invention
A preferred embodiment of the invention is shown in Figure 2. As shown, a compound semiconductor device 200 comprises (a) a compound semiconductor substrate 219 electrically coupled to a ground surface 205; (b) an active element 201 disposed on the substrate 219; (c) a passive element 211 disposed on the substrate 219 and electrically coupled to the active element 201; and (d) an insulating layer 202 adjacent the substrate 219 and inteφosed between the passive device 211 and the ground surface 205 such that there is no direct resistive ground path from the passive device to the ground surface.
The substrate 219 comprises a compound semiconductor, which, as defined above, is any non-silicon-containing compound of two or more elements having an electrical conductivity between that of a conductor and a dielectric. Preferred compound semiconductors include III-V and II-VI group compounds, such as GaAs, AlGaAs, InP, InGaAs, GaN, AJN, GaP, INAs, AlSb, GaSb, InSb, InGaAs, InGaP, ZnSe, ZnS, and HgCdTl. More preferably, the compound semiconductor material is GaAs.
The active element 201 is disposed on the substrate 219 using known techniques. As mentioned above, the active element may be any electrical component having at least two states between which there is no linear correlation, that is, the component switches between the states according to a step function. Preferably, the active element comprises at least one of a diode (e.g., a P Intrinsic N (PIN) Diodes, photo diode, light emitting diode (LED), varactor diodes), a transistor (e.g., junction field effect transistor (JFET), Bipolar transistor or bipolar junction transistor (BJT), hetero junction bipolar transistors (HBT)), and opto-electronic devices such as lasers (e.g., vertical cavity surface emitting laser (VCSEL), double channel, planar buried heterostructure (DC-PBH), buried crescent (BC), distributed feedback (DFB), distributed bragg reflector (DBR), etc.), light emitting diodes (LEDs) (e.g. surface emitting LED (SLED), edge emitting LED (ELED), super luminescent diode (SLD), etc.) and photodiodes (e.g., avalanche photodiode (APD)). More preferably, the active element comprises a PIN diode 201a as shown in Figure 2.
The passive element 211 is disposed on the substrate 219 also using known techniques. As mentioned above, the passive element may be any electrical component which has only one state which, if it changes at all, changes linearly. Preferred passive elements include capacitors, inductors, resistors, and transmission lines. More preferably, the passive element is a transmission line as shown in Figure 2. It has been found that a transmission line comprising a stack of layers of titanium, platinum, and gold (Ti-Pt- Au-Ti) provides acceptable results.
The passive element 211 is separated from the substrate by an insulating layer 202. The insulating layer is capable of maintaining a potential of preferably at least 40 volts, more preferably, at least 100 volts, and even more preferably at least 250 volts. To this end, the layer must comprise a suitable material and have a suitable thickness.
The insulating layer 202 can be any dielectric material which has a resistivity of at least 1 x 1010 Ω/cm, and, preferably, at least 1 x 10u Ω/cm. Preferably, the thermal expansion of the dielectric material is matched to that of the substrate to provide a more robust package which does not degrade appreciably as the device thermally cycles. In other words, the thermal expansion characteristics of the insulating layer should approximate those of the substrate. Therefore, the choice of dielectric material will be dependent somewhat on the compound semiconductor substrate used. One can readily determine the compatibility of certain dielectric with certain dielectrics by assessing, for example, the coefficients of thermal expansion (CTE) of the materials. Suitable dielectric materials include, for example, ceramic materials which are oxides, nitrides, carbides, borides and suicides and combinations thereof. Examples of such suitable materials include, but are not limited to, aluminum nitride, silicon nitride, aluminum oxide, tin oxide, titanium carbide, hafnium oxide, zirconium oxide, titanium oxide and dioxide, lithium aluminate. In the preferred embodiment in which the substrate is GaAs, the insulating layer preferably comprises silicon nitride (Si3N4) because Si3N4 is a high- resistivity dielectric, has favorable mechanical properties and is easily deposited on GaAs.
One skilled in the art can determine the thickness required for a given material to support the above-mentioned potentials using empirical methods. For example, it was observed that for each 50 volts of potential, the layer of insulating layer of Si3N4 should increase in thickness by 1000 angstroms. Accordingly, by adding an insulating layer of Si3N4 that is 4000 angstroms thick, the device of the present invention can theoretically withstand potentials of at least 228 volts (wherein 200 volts insulation is provided by the 4000 angstroms thick Si3N4 layer and 28 volts insulation is provided by the semiconductor).
While a sufficiently thick insulating layer between the metal layer 201 and the semiconducting substrate 205 is desirable to raise the breakdown voltages associated with the device, applicants have discovered that it is not possible to simply deposit a 4000 angstroms thick insulating layer upon the semiconductor substrate to achieve the desired result. Specifically, with respect to a preferred embodiment, a layer of Si3N4 of sufficient thickness will experience cracking after extended exposure to thermal fluctuations. These cracks are caused by the dissimilar thermal expansion properties of the Si3N4 and the GaAs. Once the insulating layer begins to crack, its performance is compromised and eventually it will fail.
In order to overcome these mechanical stress concerns, the insulating layer in accordance with the present invention is deposited in such a way as to neutralize its thermal expansion characteristics. For example, with respect to a preferred embodiment, the insulating layer comprises two separate layers of Si3N4. The stresses in the each of the two separate Si3N4 layers are controlled to be matched in CTE strength but opposite in direction. In the preferred embodiment, a first layer of Si3N4 203 is deposited directly on the GaAs substrate using a high frequency plasma (approximately 13.66 MHz) deposition. This creates a tensile layer of Si3N4 203. A tensile layer is one in which the mechanical stress force vectors within the layer tend to pull inward toward the center of the layer. This creates a tendency for the layer to curl upward after it is deposited on the GaAs substrate. A second layer of Si3N4 204 is then deposited as a compressive layer using a low frequency plasma (approximately 200 kHz) deposition. A compressive layer is one in which the mechanical stress force vectors within the layer tend to push outward toward the edges of the layer. This creates a tendency for the layer to cup downward after it is deposited. The two separate layers of Si3N4 are designed to achieve a balance between the mechanical stresses within the insulating layer, thus reducing the overall mechanical stress present in the insulating layer 202. Preferably, the combination of the two layers results in an insulating layer 202 with a zero sum stress or nearly a zero sum stress. This prevents the device from exhibiting cracking and flaking of the insulating layer as the device is exposed to thermal fluctuations.
By creating a device with an insulating layer in accordance with the present invention located between the passive circuit elements and the semi-conductor substrate, the breakdown voltage of the devices is substantially increased. This allows the device to be used in larger signal applications that use higher voltage levels. It has been found that potentials can be applied between the passive element and ground exceeding about 40 volts, preferably exceeding about 100 volts, and even more preferably exceeding about 200 volts. Examples of systems using larger signal applications include, for example, opto electronic high speed switching networks, high power phased array radar systems, and high power seeker heads in missile systems. In a preferred embodiment, the device is used as a PIN switch in a high power seeker head in a missile system to switch between transmit and receive modes.
Example
The following non-limiting example is illustrative of the practice of the present invention. Reference is made to Figure 2 when applicable.
A wafer of GaAs was provided as a substrate 219 for the compound semiconductor device 200. Before depositing the PIN diode 201a and transmission line 211a on the substrate 219, the insulating layer of Si3N4 was formed. The Si3N4 layer was deposited in two steps. First, a 1000 angstroms thick layer was applied using a high frequency plasma (approximately 13.66 MHz) deposition to create a tensile layer. Next, a 3000 angstroms thick layer was deposited on top of the 1000 angstroms layer using a low frequency plasma (approximately 200 kHz) deposition.
Using a metal liftoff technique, various layers were deposited on the substrate to form the PIN diode 201a and transmission line 211a. Of particular interest was the I region of the PIN diode device which was increased in thickness to support higher voltages. It was found that this increase in thickness resulted in sporadic occurrences of mechanical damage to the diode mesa during the forming process. It was determined that the damage resulted from inadequate photo resist coverage using the standard 4um thick resist. As a result, the edges of the mesa were susceptible to tearing during the liftoff technique. This problem was solved by increasing the resist thickness used in the I- region, N-ohmic and Metal 1 process to 6 um to compensate for the 2um increase in thickness to the insulating I-region.
The transmission line 211a was produced by depositing a metal stack of layers on the substrate 219. The stack comprised titanium, platinum, gold, and titanium (i.e., Ti-Pt- Au-Ti).
The device was thermally stressed and tested for breakdown voltage. The device was able to support potentials in excess of 250V without any sign of degradation. In addition, the device was subjected to an accelerated life test. The device was burned in at 125 °C with a bias of 56V over incremental periods of 168, 340, 500, and 1000 hrs. At each time interval, the device was evaluated at 56V and 70V with no signs of degradation.
The RF performance of the device was measured from 30 GHz to 40 GHz. The device generated was a 3-pole, 3-throw switch, with the three terminals labeled LNA, DELTA, and SUM. The Input Return Loss, Output Return Loss, and the Insertion Loss were measured using an LNA to DELTA port configuration, and LNA to SUM port configuration, and an XMT to SUM port configuration. The results of the tests are shown in Figures 3, 4, and 5, respectively. Apparently, the addition of the nitride insulating layer actually improved overall high frequency performance by several tenths of a dB. It is theorized that this is as a result of the nitride layer acting as a much better dielectric relative to the high frequency transmission characteristics as compared to the GaAs substrate. It should be understood that the foregoing is illustrative and not limiting, and that obvious modifications may be made by those skilled in the art without departing from the spirit of the invention. Accordingly, the specification is intended to cover such alternatives, modifications, and equivalences as may be included within the spirit and scope of the invention as defined in the following claims.

Claims

We claim:
1. A compound semiconductor device comprising: a compound semiconductor substrate having a ground surface; an active element disposed on said substrate; a passive element disposed on said substrate and electrically coupled to said active element; and an insulating layer adjacent said substrate and inteφosed between said passive device and said ground surface such that there is no resistive ground path from said passive device to said ground surface.
2. The device of claim 1, wherein is capable of insulating across a potential of at least 40V.
3. The device of claim 2, wherein is capable of insulating across a potential of at least 100V.
4. The device of claim 3, wherein is capable of insulating across a potential of at least 200V.
5. The device of claim 1, wherein said insulating layer comprises a dielectric having a resistivity of at least 1 x 10" Ω-cm.
6. The device of claim 1, wherein said insulating layer comprises at least one of oxides, nitrides, carbides, borides and suicides.
7. The device of claim 6, wherein the insulating layer comprises Si3N4.
8. The device of claim 1, wherein said substrate comprises group III-V or group II-VI compounds or a combination thereof.
9. The device of claim 8, wherein said substrate comprises at least one of GaAs, AlGaAs, InP, InGaAs, GaN, AIN, GaP, INAs, AlSb, GaSb, InSb, InGaAs, InGaP, ZnSe, ZnS, and HgCdTl
10. The device of claim 9, wherein said substrate comprises GaAs.
11. The device of claim 10, wherein the insulating layer comprises Si3N4
12. The device of claim 1, wherein said active element is at least one of a diode, a transistor or an optoelectric device.
13. The device of claim 12, wherein said active element is a PIN diode.
14. The device of claim 1, wherein said passive element is at least one of a capacitor, inductor, resistor, or transmission line.
15. The device of claim 14, wherein said passive element is a transmission line.
16. The device of claim 15, wherein said active element is a PIN diode, said substrate comprises GaAs, and said insulating layer comprises Si3N4
17. The device of claim 16, wherein said metal layer is parasitically coupled to an active device.
18. The device of claim 1, wherein said insulating layer comprises: a first insulating layer having a first film stress in first direction; and a second insulating layer deposited on top of said first insulating layer and having a second film stress in a second direction different from the first direction; wherein said insulating layer has an overall stress that is less than the stress of said first layer and less than the stress of said second layer.
19. The device of claim 18, wherein said first and second directions are opposite.
20. The device of claim 18, wherein said overall stress is about zero.
21. The device of claim 18, wherein said first insulating layer is a compressive layer and said second insulating layer is a tensile layer.
22. The device of claim 21, wherein said first insulating layer is a 1000 A thick layer of SiN4, and said second insulating layer is a 3000 A thick layer of SiN4.
23. A method of using a compound semiconductor device comprising a compound semiconductor substrate having a ground surface; an active element disposed on said substrate; a passive element disposed on said substrate and electrically coupled to said active element; and an insulating layer adjacent said substrate and inteφosed between said passive device and said ground surface such that there is no resistive ground path from said passive device to said ground surface, said method comprising: providing a potential of at least about 40 volts between said passive element and said ground surface.
24. The method of claim 23, wherein said potential is at least about 100V.
25. The method of claim 24, wherein said potential is at least about 200V.
26. The method of claim 23, wherein by providing said potential to said passive device, said device performs at least one of PIN diode switching, monolithic amplifying, voltage controlled oscillating, phase shifting, limiting, multiplying, and attenuating.
27. A system comprising a compound semiconductor device comprising a compound semiconductor substrate having a ground surface; an active element disposed on said substrate; a passive element disposed on said substrate and electrically coupled to said active element; and an insulating layer adjacent said substrate and inteφosed between said passive device and said ground surface such that there is no resistive ground path from said passive device to said ground surface.
28. The system of claim 27, wherein said system is one of an opto electronic switching networks, high-power phased array radar system, or a high-power seeker head in a missile systems.
PCT/US2002/002592 2001-01-30 2002-01-30 High voltage semiconductor device WO2002061836A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP02707617A EP1364405A4 (en) 2001-01-30 2002-01-30 High voltage semiconductor device
US10/470,481 US6946717B2 (en) 2001-01-30 2002-01-30 High voltage semiconductor device
JP2002561283A JP2004527107A (en) 2001-01-30 2002-01-30 High voltage semiconductor devices
KR1020037010062A KR100866840B1 (en) 2001-01-30 2002-01-30 A compound semiconductor device, a using method thereof and a system comprising a compound semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US26505201P 2001-01-30 2001-01-30
US60/265,052 2001-01-30

Publications (2)

Publication Number Publication Date
WO2002061836A1 true WO2002061836A1 (en) 2002-08-08
WO2002061836A9 WO2002061836A9 (en) 2004-04-01

Family

ID=23008748

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/002592 WO2002061836A1 (en) 2001-01-30 2002-01-30 High voltage semiconductor device

Country Status (5)

Country Link
US (1) US6946717B2 (en)
EP (1) EP1364405A4 (en)
JP (1) JP2004527107A (en)
KR (1) KR100866840B1 (en)
WO (1) WO2002061836A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1975991A3 (en) * 2007-02-16 2008-11-05 Cree, Inc. Diode having reduced on-resistance and associated method of manufacture

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9252067B1 (en) 2006-01-25 2016-02-02 Lockheed Martin Corporation Hybrid microwave integrated circuit
US7391067B1 (en) * 2006-01-25 2008-06-24 Lockheed Martin Corporation Hybrid microwave integrated circuit
ITTO20120584A1 (en) * 2012-07-02 2014-01-03 St Microelectronics Srl HIGH FREQUENCY OPTOELECTRONIC DETECTOR
DE102016106734A1 (en) * 2015-12-14 2017-06-14 Osram Opto Semiconductors Gmbh Support for an optoelectronic component, method for producing a support for an optoelectronic component, wafers and soldering methods
US11488889B1 (en) * 2017-08-08 2022-11-01 Northrop Grumman Systems Corporation Semiconductor device passive thermal management
CN109742161B (en) 2018-09-30 2021-05-04 华为技术有限公司 Switch semiconductor device, preparation method thereof and solid-state phase shifter

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3967310A (en) * 1968-10-09 1976-06-29 Hitachi, Ltd. Semiconductor device having controlled surface charges by passivation films formed thereon
US5047829A (en) 1986-10-30 1991-09-10 Texas Instruments Incorporated Monolithic p-i-n diode limiter
US5126701A (en) * 1990-12-28 1992-06-30 Raytheon Company Avalanche diode limiters
US5159296A (en) * 1991-03-28 1992-10-27 Texas Instruments Incorporated Four port monolithic gaas pin diode switch
US5341114A (en) * 1990-11-02 1994-08-23 Ail Systems, Inc. Integrated limiter and amplifying devices
US5343070A (en) * 1992-11-25 1994-08-30 M/A-Com, Inc. Mesa type PIN diode

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4620986A (en) * 1984-11-09 1986-11-04 Intel Corporation MOS rear end processing
JPH02292826A (en) * 1989-05-06 1990-12-04 Sony Corp Semiconductor device
JPH0590801A (en) * 1991-09-27 1993-04-09 Nec Corp Microwave integrated circuit
JPH05129345A (en) * 1991-11-08 1993-05-25 Toshiba Corp Manufacturing method of microwave integrated circuit
GB9520791D0 (en) * 1995-10-13 1995-12-13 Philips Electronics Nv Image sensor
CA2213034C (en) * 1996-09-02 2002-12-17 Murata Manufacturing Co., Ltd. A semiconductor device with a passivation film
JP2001177060A (en) * 1999-12-14 2001-06-29 Nec Corp Monolithic integrated circuit device and its manufacturing method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3967310A (en) * 1968-10-09 1976-06-29 Hitachi, Ltd. Semiconductor device having controlled surface charges by passivation films formed thereon
US5047829A (en) 1986-10-30 1991-09-10 Texas Instruments Incorporated Monolithic p-i-n diode limiter
US5341114A (en) * 1990-11-02 1994-08-23 Ail Systems, Inc. Integrated limiter and amplifying devices
US5126701A (en) * 1990-12-28 1992-06-30 Raytheon Company Avalanche diode limiters
US5159296A (en) * 1991-03-28 1992-10-27 Texas Instruments Incorporated Four port monolithic gaas pin diode switch
US5343070A (en) * 1992-11-25 1994-08-30 M/A-Com, Inc. Mesa type PIN diode

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1364405A4

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1975991A3 (en) * 2007-02-16 2008-11-05 Cree, Inc. Diode having reduced on-resistance and associated method of manufacture
US8138583B2 (en) 2007-02-16 2012-03-20 Cree, Inc. Diode having reduced on-resistance and associated method of manufacture

Also Published As

Publication number Publication date
KR100866840B1 (en) 2008-11-04
EP1364405A1 (en) 2003-11-26
US6946717B2 (en) 2005-09-20
WO2002061836A9 (en) 2004-04-01
JP2004527107A (en) 2004-09-02
EP1364405A4 (en) 2008-12-24
KR20030088429A (en) 2003-11-19
US20040113231A1 (en) 2004-06-17

Similar Documents

Publication Publication Date Title
EP3327774B1 (en) Device with a conductive feature formed over a cavity and method therefor
EP3443597B1 (en) High-voltage lateral gan-on-silicon schottky diode
JP3941127B2 (en) Microwave integrated circuit passive device structure and method for reducing signal propagation loss
US5554865A (en) Integrated transmit/receive switch/low noise amplifier with dissimilar semiconductor devices
US11574906B2 (en) Monolithic multi-I region diode switches
KR101011591B1 (en) Semiconductor device and circuit having multiple voltage controlled capacitors
JPH04316206A (en) Avalanche diode limiter
US4673958A (en) Monolithic microwave diodes
US4810980A (en) Matched variable attenuation switched limiter
US6946717B2 (en) High voltage semiconductor device
CN118872067A (en) Semiconductor device for RF integrated circuit
US4859633A (en) Process for fabricating monolithic microwave diodes
EP1831919A2 (en) Gallium nitride/silicon based monolithic microwave integrated circuit
US20210367084A1 (en) Diodes with straight segment anodes
US20110058292A1 (en) Integrated RF ESD Protection for High Frequency Circuits
US20230402549A1 (en) Monolithic pin and schottky diode integrated circuits
US9349848B2 (en) Gateless switch with capacitively-coupled contacts
TWI818222B (en) Unibody lateral via
US7750442B2 (en) High-frequency switch
US10784245B2 (en) Highly integrated RF power and power conversion based on Ga2O3 technology
Brogle et al. 28 Watt X-band silicon PIN diode RFIC switches
Hur et al. High gain AlInAs/GaInAs/InP HEMT's with individually grounded source finger vias
La Rue et al. A novel microwave cross-point switch MMIC employing thyristors for broadband services
WO2008103699A1 (en) Semiconductor device having composite contact and the manufacturing thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 10470481

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2002561283

Country of ref document: JP

Ref document number: 1020037010062

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002707617

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020037010062

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2002707617

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

COP Corrected version of pamphlet

Free format text: PAGES 1/3-3/3, DRAWINGS, REPLACED BY NEW PAGES 1/3-3/3; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE