WO2002031982A2 - Device for reconstructing a runlength constrained sequence - Google Patents

Device for reconstructing a runlength constrained sequence Download PDF

Info

Publication number
WO2002031982A2
WO2002031982A2 PCT/EP2001/011148 EP0111148W WO0231982A2 WO 2002031982 A2 WO2002031982 A2 WO 2002031982A2 EP 0111148 W EP0111148 W EP 0111148W WO 0231982 A2 WO0231982 A2 WO 0231982A2
Authority
WO
WIPO (PCT)
Prior art keywords
path metric
unit
coupled
metric calculation
calculation unit
Prior art date
Application number
PCT/EP2001/011148
Other languages
French (fr)
Other versions
WO2002031982A3 (en
Inventor
Rob Otte
Willem M. J. M. Coene
Johannes W. M. Bergmans
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to JP2002535262A priority Critical patent/JP2004511946A/en
Priority to EP01986808A priority patent/EP1421698A2/en
Publication of WO2002031982A2 publication Critical patent/WO2002031982A2/en
Publication of WO2002031982A3 publication Critical patent/WO2002031982A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045Arrangements at the receiver end
    • H04L1/0054Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms

Definitions

  • the invention pertains to a device for reconstructing a runlength constrained sequence of n-ary digits from an analog input signal representing said device comprising an input for receiving said signal, a sampling unit for taking time-discrete samples of the input signal, a branch metric calculation unit for calculating a set of branch metric values for subsequent samples of the sampled input signal, each of the set of branch metric values being an indication for the likelihood that an amplitude value of a sample corresponds to a particular state, a state being defined as a sequence of n-ary digits, a delay unit for delaying metric values, a path metric calculation unit, coupled to the delay unit, for calculating path metric values out of the branch metric values, a path metric value being an indication for the likelihood that a sequence of samples corresponds to a sequence of states, an output for providing the reconstructed runlength constrained sequence of n- ary digits.
  • the invention further pertains to an apparatus for reproducing a record carrier comprising said device.
  • the invention also pertains to a device for reproducing a transmitted signal.
  • sequence bit detectors are often preferred over per sample detectors such as the threshold detector to improve the bit-error rate.
  • the well known Viterbi search algorithm is used to find the most likely sequence from the large set of all possible sequences.
  • RLL run length limited
  • Each of the states a-f correspond to a sequence of n-ary digits, in this case bits as indicated in Figure 1 A.
  • Each of the sequences on its turn entails a specific level in the eye pattern, the so- called reference level (rl_a, ...,rl_f).
  • the reference levels are known or estimated from the input signal.
  • a path metric (PMs,n) is associated with each state (St). These are calculated by adding the path metric (PMs,n-l) of the previous states and the branch metrics (BMs,n) derived from the n-th input sample (Ssn) and the reference levels (rl).
  • the path metrics are calculated by means of a pathmetric calculation unit 5 which is described in more detail with reference to Figure 2.
  • the path metric calculation unit shown in Figure 2 comprises addition units 50b, 50c, 50e, 50f to calculate the path metric value for the states b,c, e and f .
  • the addition unit 50b is shown in more detail in Figure 3A.
  • the addition units 50c, 50e, 50f are identical thereto.
  • the pathmetric calculation unit 5 further comprises compare select addition units 50a,50d. One of the compare select addition units 50a is shown in more detail in Figure 3B.
  • the other compare select addition unit 50d is identical to unit 50a. Furthermore the compare select addition units 50a, 50d provide an output signal PD a , PD indicating which of the predecessors of the states a and d have the smallest path metric value. As shown in Figure 2, in the known detector the outputs of the pathmetric calculation unit 5 are coupled to the inputs thereof via a delay unit 55 and a normalize unit 59. The latter unit 59 prevents that the set path-metric values grow unlimited, for example by subtracting the smallest value of this set from the other values. In this way the shortest path metric value
  • the pathmetric calculation unit 5 is coupled to a minimum detector 7.
  • the latter selects the state Smin which has the smallest pathmetric value.
  • the pathmetric calculation unit 5 and the minimum detector are coupled to a back tracking unit 8.
  • the backtracking unit 8 comprises a first delay chain with delay units 81a, ..., 81d, which each delay the predecessor information PD a by one clock cycle and with delay units 82a, ..., 82d, which each delay the predecessor information PD d by one clock cycle.
  • delay units 81a, ..., 81d which each delay the predecessor information PD a by one clock cycle
  • delay units 82a, ..., 82d which each delay the predecessor information PD d by one clock cycle.
  • the device is characterized in that the delay unit forms part of a chain of delay units, a first delay unit of the chain being coupled to the branch metric calculation unit, and in that the path metric calculation unit forms part of a chain of path metric calculation units, the chain comprising path metric calculation units having first inputs coupled to the delay units and second inputs coupled to outputs of a previous path metric calculation unit.
  • the path metric value for each state is estimated from a set of branch metric values within a time- window. It has been found by the inventors that this estimation is reliable as the part of the trellis in the deep past does not contribute to the bit detection and can therefore be omitted.
  • the chain of delay units and the chain of path metric calculation units form a pipelined structure. This makes it possible that a plurality of clockcycles corresponding to the length of these chains is available for calculating the path metric values. Calculation of the pathmetric value no longer restricts the attainable speed of the device so that the detection process is significantly increased.
  • a normalization step is superfluous.
  • the branch metric values within a particular time-window are all available simultaneously. This makes it possible to calculate the path metric values in any order.
  • Embodiments thereof are described by claims 2 and 3.
  • the embodiment of claim 4 is particularly favorable as therein a backtracking unit is superfluous.
  • the device according to the invention is in particular suitable for use in an apparatus for reproducing a record carrier.
  • the device according to the invention is suitable for use in a receiver for reproducing a transmitted signal.
  • Figure 2 shows a unit of a conventional device comprising a delay unit and a path metric calculation unit
  • FIG. 3 A and 3B shows parts of the conventional unit of Figure 2
  • Figure 4 shows a first embodiment of a device according to the invention
  • Figure 5 shows a second embodiment of a device according to the invention
  • Figure 5 A and 5B shows parts of the device of Figure 5
  • Figure 6A shows a combination of two partial trellises
  • Figure 6B shows a third embodiment of a device according to the invention
  • Figure 7A and 7B each show a part of the device of Figure 6A in more detail
  • Figure 8 schematically shows an apparatus for reproducing a record carrier
  • Figure 9 schematically shows a device for reproducing a transmitted signal.
  • FIG. 4 An embodiment of the device according to the invention for reconstructing a runlength limited sequence of n-ary digits from an analog input signal Sj representing said sequence is shown in Figure 4.
  • the device shown comprises an input 1 for receiving said signal Sj.
  • a sampling unit 2 for generating a sampled input signal S s with time-discrete samples S s>n of the input signal Sj is coupled to the input 1.
  • the device further comprises a branch metric calculation unit 3 for calculating a set of branch metric values BM s>n for subsequent samples Ss n of the sample input signal Ss.
  • Each of the set of branch metric values BM s , n is an indication for the likelihood that an amplitude value of a sample corresponds to a particular state, a state being defined as a sequence of n-ary digits.
  • the branch metric unit 3 calculates the branch metric values BM a ⁇ n , ....,BM f>n for the states a,...,f respectively.
  • the device further is provided with a delay unit 4i and a path metric calculation unit 5a for calculating path metric values PM s>n out of the branch metric values BM s , n .
  • the path metric calculation unit 5a is, coupled to the delay unit 4i.
  • a path metric value PM s , n is an indication for the likelihood that a sequence of samples S s . n corresponds to a sequence of states St.
  • the device shown has an output 7 for providing the reconstructed runlength constrained sequence Sr of n-ary digits.
  • the device according to the invention is characterized in that the delay unit 4i forms part of a delay chain 4 of delay units 4a,..., 4i.
  • a first delay unit 4a of the chain 4 is coupled to the branch metric calculation unit 3.
  • the path metric calculation unit 5a forms part of a path metric calculation chain 5 of path metric calculation units 5a,..., 5h.
  • the path metric calculation chain 5 comprises one or more path metric calculation units 5b having first inputs 5b 1 coupled to a delay unit 4g and second inputs 5b2 coupled to a preceding path metric calculation unit 5a.
  • the device is provided with a minimum pathmetric determination unit 7 which is coupled to the last pathmetric calculation unit 5h in the chain 5.
  • the minimum pathmetric determination unit 7 generates a signal S mm indicating which of the states a,...,f has the minimum pathmetric from the pathmetric values PM a ,--- ⁇ to PM f ,, ⁇ .
  • the signal Smin is provided to a backtracking unit 8, which further receives predecessor information 5e4, 5f4, 5g4, 5h4 from the path metric calculation units 5e, 5f, 5g and 5h.
  • the backtracking unit 8 calculates the state which has the highest likelihood of corresponding to the sample S s>I1 -5.
  • the backtracking unit starts backtracking from the state indicated by the signal S m i n .
  • the path metric calculation chain 5 comprises at least a path metric calculation unit 5a with first inputs 5al coupled to a delay unit 4h, and with outputs 5a3 coupled to second inputs 5b2 of a first further path metric calculation unit 5b.
  • said further path metric calculation unit 5b being provided with first inputs 5b 1 which are coupled to a further delay unit 4g preceding the delay unit 4h.
  • the device calculates the pathmetric values in a pipelined way, so that more than one clockcycle is available for the calculation of each pathmetric value.
  • the pathmetric calculation unit 5a of the device calculates PM. ) n+6 which is the first stage of the calculation of PMs,n+6.
  • the pathmetric calculation unit 5b of the device calculates PM n+s , which is the second st -P 3 -. +4 age of the calculation of PMs,n+5.
  • the pathmetric calculati on units RM 3 n+4 5c, 5d, 5e, 5f, 5g calculate PMl +4 , PM +3 , PM s 5 >n+2 , PM +l and PM and PMs . n-1.
  • FIG. 5 Another embodiment of the device according to the invention is shown in Figure 5.
  • the trellis is build in an opposite direction, namely towards the past.
  • Said embodiment differs form the embodiment shown in Figure 4, in that the chain of path metric calculation units 105 comprises at least a path metric calculation unit 105a with first inputs 105 al coupled to a delay unit 104b, and with outputs 105 a3 coupled to second inputs 105b2 of a second further path metric calculation unit 105b.
  • the further path metric calculation unit 105 b is provided with first inputs 105 bl which are coupled to a further delay unit 104 c succeeding the delay unit 104b.
  • the state which has the highest likelihood of corresponding to the sample S s , n - 5 is calculated by forward tracking, starting signal S m j n generated by the minimum pathmetric determination unit 107 indicates which of the states a,...,f has the minimum pathmetric from the pathmetric values PMa,,.-! to PM f . n -!.
  • the minimum pathmetric value may be calculated in any order.
  • the set of pathmetric values PM s , n - for a point in time n-k calculated by a pathmetric calculation unit is calculated from the set of branch metric values for a sample S s , n -k of input signal for that point in time and the set of path metric values PM S)I1 - k+ - for the succeeding point in time n-k+1.
  • the pathmetric calculation units 105a, ,105h respectively calculate respective stages of the pathmetric values PMs,n-2,...,PMs,n-9 simultaneously.
  • the states b,c,e and f respectively have the logical successors a, b, d and e.
  • the path metric value PM b , n - k is calculated for example by addition of the pathmetric value PM c>n - k+1 and the branch metric value BMb, n -k for state b.
  • State a has states a and b as potential logical successor
  • state d has states d and e as potential logical successors.
  • the pathmetric value PM a , n -k is calculated by adding the branch metric value BM a ,--- k for state a to the minimum of the pathmetric values PM s>n -k + - for its logical successors a and b. This is illustrated in Figures 5A and 5B.
  • the trellis of Figure IB can also be considered as a combination of two merging partial trellises, based on this insight, a further embodiment of the device of the invention is shown in Figure 6B.
  • the device of Figure 6B partly follows the trellis in chronological order and partly in anti-chronological order.
  • the device shown in Figure 6B comprises a first pathmetric calculation chain 205 of path metric calculation units which are coupled to the delay units of the delay chain 204 in the same order as in the embodiment of Figure 4, i.e. mutually succeeding path metric calculation units are coupled to mutually preceding delay units.
  • the device further comprises a second pathmetric calculation chain 205 'of pathmetric calculation units which are coupled to the delay units of the delay chain 204 in the same order as the embodiment of Figure 5. i.e. mutually succeeding path metric calculation units are coupled to mutually succeeding delay units.
  • the device shown in Figure 5 is provided with a third further path metric calculation unit 205 c .
  • This unit has first inputs 205 cl coupled to the first further path metric calculation unit 205 a and second inputs 205 c2 coupled to the second further path metric calculation unit 205 b .
  • the state indicated by the signal Smin having the lowest path metric value is the detected state in this case, so that a backtracking or forward tracking unit is superfluous in this embodiment.
  • Figure 7 A shows a module 254 for calculating the path metric value PMb, n - k for state b.
  • the module has a first input for receiving the path metric value PM a ,B-k- ⁇ and a second input for receiving the path metric value PM C ⁇ n . k+ ⁇ .
  • the module comprises an addition unit 254 for adding these pathmetric values PM c ,---k + ⁇ and PM a ,---k- ⁇ to the branch metric value BMb, n - k received at a third input so as to obtain the path metric value PMb,n-k-
  • the third further path metric calculation unit 205 c comprises identical modules for calculating the path metric values PM c , n -k PMe, n -k PMf jn -k.
  • FIG. 7B shows another module 255 of the third further path metric calculation unit 205 c .
  • This module comprises first inputs for receiving the path metric values PM a ,n-k- ⁇ and PMf, n -k- ⁇ - These first inputs are coupled to a minimum value detector 256 which provides the smallest of these two path metric values to the addition unit 257.
  • the module comprises second inputs for receiving the path metric values PM a>n -k + ⁇ and PMb, n -k + ⁇ - These second inputs are coupled to another minimum value detector 258 which provides the smallest of these two path metric values to the addition unit 257.
  • the addition unit 257 adds the smallest two path metric values selected by the minimum value detectors 256 and 258 to the branch metric value BM a , n - k so as to obtain the path metric value PM a , n -k.
  • the third further path metric calculation unit 205 c comprises a module identical to module 254 for calculating the path metric value PMd, n -k.
  • the device shown in Figure 7 comprises a unit 207 for determining which of the states a,....,f has the minimum pathmetric value at time n-k, here n-5. Said state Smin is representative for the reconstructed n-ary value Sr.
  • the reconstructed n-ary value Sr is preferably the central n-ary value of the sequence defining said state in the case that the sequence comprises an odd number of n-ary values.
  • the reconstructed n-ary value Sr is preferably the k-th or the k+l-th n-ary value.
  • Figure 8 schematically shows an apparatus for reproducing a record carrier 9.
  • the apparatus shown comprises a read unit 10 for generating a read signal in response to a pattern stored at the record carrier 9.
  • the pattern stored at the record carrier may be for example a magnetically or an optically detectable pattern.
  • the record carrier may for example be in the form of a tape, a card or a disc.
  • the apparatus of Figure 8 further comprises a device 11 according to the invention, for example an embodiment of the device as shown in one of the Figures 4, 5 and 6.
  • the apparatus of Figure 8 further comprises an error correcting and decoding unit 12 coupled to the output of said device for generating an error corrected signal Scorr from the reconstructed n-ary signal Sr.
  • the unit 12 for example comprises a CIRC-decoder.
  • Figure 9 schematically shows a receiver for reproducing a transmitted signal.
  • the receiver comprises a receiving unit for receiving and demodulating the transmitted signal.
  • the transmitted signal is for example modulated on a carrier by means of the QPSK, QAM or OFDM method.
  • the demodulated signal is provided as the input signal to a device 21 according to the invention, for example an embodiment of the device as shown in one of the Figures 4, 5 and 6.
  • the apparatus of Figure 9 further comprises an error correcting and decoding unit 22 coupled to the output of said device 21 for generating an error corrected signal Scorr from the reconstructed n-ary signal Sr.
  • the unit 22 for example comprises a CIRC-decoder.

Landscapes

  • Engineering & Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)

Abstract

A device is described for reconstructing a runlength constrained sequence of n-ary digits from an analog input signal (Si) representing said sequence, the device comprises an input (1) for receiving said signal (Si) coupled to a sampling unit (2) for taking time-discrete samples of the input signal (Si). The device further comprises a branch metric calculation unit (3). Each of the set of branch metric values is an indication for the likelihood that an amplitude value of a sample (Ssn) corresponds to a particular state (s), a state being defined as a sequence of n-ary digits. The device further comprises a delay unit (4i). A first delay unit (4a) of the delay chain is coupled to the branch metric calculation unit (3). The device further comprises a path metric calculation chain (5) comprising one or more path metric calculation units (5b) having first inputs (5b1) coupled to a delay unit (4g) and second inputs (5b2) coupled to a preceding path metric calculation unit (5a). The path metric calculation unit (5a) calculate the path metric values (PMs,n-k) out of the branch metric values (BMs,n), a path metric value being an indication for the likelihood that a sequence of samples corresponds to a sequence of states.

Description

Device for reconstructing a runlength constrained sequence
The invention pertains to a device for reconstructing a runlength constrained sequence of n-ary digits from an analog input signal representing said device comprising an input for receiving said signal, a sampling unit for taking time-discrete samples of the input signal, a branch metric calculation unit for calculating a set of branch metric values for subsequent samples of the sampled input signal, each of the set of branch metric values being an indication for the likelihood that an amplitude value of a sample corresponds to a particular state, a state being defined as a sequence of n-ary digits, a delay unit for delaying metric values, a path metric calculation unit, coupled to the delay unit, for calculating path metric values out of the branch metric values, a path metric value being an indication for the likelihood that a sequence of samples corresponds to a sequence of states, an output for providing the reconstructed runlength constrained sequence of n- ary digits. The invention further pertains to an apparatus for reproducing a record carrier comprising said device.
The invention also pertains to a device for reproducing a transmitted signal.
In transmission and storage channels which suffer from inter symbol interference and noise, sequence bit detectors are often preferred over per sample detectors such as the threshold detector to improve the bit-error rate. Usually, the well known Viterbi search algorithm is used to find the most likely sequence from the large set of all possible sequences. By way of example the known implementation of 3-taps Viterbi detection of a d=2 run length limited (RLL) code (e.g. EFM+ in case of DVD) is described below. The state diagram and trellis of a 3-taps detector for a d=2 RLL code are respectively shown in Figure 1 A and IB. In this case 6 possible states (a-f ) of the input signal are distinguished. Each of the states a-f correspond to a sequence of n-ary digits, in this case bits as indicated in Figure 1 A. Each of the sequences on its turn entails a specific level in the eye pattern, the so- called reference level (rl_a, ...,rl_f). The reference levels are known or estimated from the input signal. A path metric (PMs,n) is associated with each state (St). These are calculated by adding the path metric (PMs,n-l) of the previous states and the branch metrics (BMs,n) derived from the n-th input sample (Ssn) and the reference levels (rl). In case of a state (a,d) with more than one potential predecessor, the predecessor with the smallest path metric is selected first, the predecessor state is stored to facilitate back tracking later on. The path metrics are calculated by means of a pathmetric calculation unit 5 which is described in more detail with reference to Figure 2. The path metric calculation unit shown in Figure 2 comprises addition units 50b, 50c, 50e, 50f to calculate the path metric value for the states b,c, e and f . The addition unit 50b is shown in more detail in Figure 3A. The addition units 50c, 50e, 50f are identical thereto. The pathmetric calculation unit 5 further comprises compare select addition units 50a,50d. One of the compare select addition units 50a is shown in more detail in Figure 3B. The other compare select addition unit 50d is identical to unit 50a. Furthermore the compare select addition units 50a, 50d provide an output signal PDa, PD indicating which of the predecessors of the states a and d have the smallest path metric value. As shown in Figure 2, in the known detector the outputs of the pathmetric calculation unit 5 are coupled to the inputs thereof via a delay unit 55 and a normalize unit 59. The latter unit 59 prevents that the set path-metric values grow unlimited, for example by subtracting the smallest value of this set from the other values. In this way the shortest path metric value
PMa, PMf for each of the states a, ,f is calculated recursively. As is also shown in Figure
2, the pathmetric calculation unit 5 is coupled to a minimum detector 7. The latter selects the state Smin which has the smallest pathmetric value. The pathmetric calculation unit 5 and the minimum detector are coupled to a back tracking unit 8. The backtracking unit 8 comprises a first delay chain with delay units 81a, ..., 81d, which each delay the predecessor information PDa by one clock cycle and with delay units 82a, ..., 82d, which each delay the predecessor information PDd by one clock cycle. In the known detector only one clockcycle is available for the recursive calculation of the pathmetric value for each of the states. It is therefore a drawback of the known detector that the calculation of the pathmetric value seriously restricts the attainable speed of the device.
It is a purpose of the invention to provide a measure for the device described in the opening paragraph which overcomes this drawback. According to the invention the device is characterized in that the delay unit forms part of a chain of delay units, a first delay unit of the chain being coupled to the branch metric calculation unit, and in that the path metric calculation unit forms part of a chain of path metric calculation units, the chain comprising path metric calculation units having first inputs coupled to the delay units and second inputs coupled to outputs of a previous path metric calculation unit.
In the device according to the invention the path metric value for each state is estimated from a set of branch metric values within a time- window. It has been found by the inventors that this estimation is reliable as the part of the trellis in the deep past does not contribute to the bit detection and can therefore be omitted. The chain of delay units and the chain of path metric calculation units form a pipelined structure. This makes it possible that a plurality of clockcycles corresponding to the length of these chains is available for calculating the path metric values. Calculation of the pathmetric value no longer restricts the attainable speed of the device so that the detection process is significantly increased. In addition, because the pathmetric value is calculated as the sum from a predetermined number of branchmetric values, a normalization step is superfluous.
In the device according to the invention the branch metric values within a particular time-window are all available simultaneously. This makes it possible to calculate the path metric values in any order. Embodiments thereof are described by claims 2 and 3. The embodiment of claim 4 is particularly favorable as therein a backtracking unit is superfluous.
The device according to the invention is in particular suitable for use in an apparatus for reproducing a record carrier.
Furthermore the device according to the invention is suitable for use in a receiver for reproducing a transmitted signal.
These and other aspects are described in more detail with reference to the drawing. Therein
Figure 1 A and IB respectively show a state diagram and a trellis of a 3-taps detector for a d=2 RLL code,
Figure 2 shows a unit of a conventional device comprising a delay unit and a path metric calculation unit,
Figure 3 A and 3B shows parts of the conventional unit of Figure 2,
Figure 4 shows a first embodiment of a device according to the invention, Figure 5 shows a second embodiment of a device according to the invention, Figure 5 A and 5B shows parts of the device of Figure 5, Figure 6A shows a combination of two partial trellises, Figure 6B shows a third embodiment of a device according to the invention, Figure 7A and 7B each show a part of the device of Figure 6A in more detail, Figure 8 schematically shows an apparatus for reproducing a record carrier, Figure 9 schematically shows a device for reproducing a transmitted signal.
An embodiment of the device according to the invention for reconstructing a runlength limited sequence of n-ary digits from an analog input signal Sj representing said sequence is shown in Figure 4. The device shown comprises an input 1 for receiving said signal Sj. A sampling unit 2 for generating a sampled input signal Ss with time-discrete samples Ss>n of the input signal Sj is coupled to the input 1. The device further comprises a branch metric calculation unit 3 for calculating a set of branch metric values BMs>n for subsequent samples Ssn of the sample input signal Ss. Each of the set of branch metric values BMs,n is an indication for the likelihood that an amplitude value of a sample corresponds to a particular state, a state being defined as a sequence of n-ary digits. In the embodiment of Figure 4, the branch metric unit 3 calculates the branch metric values BMaιn, ....,BMf>n for the states a,...,f respectively. The device further is provided with a delay unit 4i and a path metric calculation unit 5a for calculating path metric values PMs>n out of the branch metric values BMs,n. The path metric calculation unit 5a is, coupled to the delay unit 4i. A path metric value PMs,n is an indication for the likelihood that a sequence of samples Ss.n corresponds to a sequence of states St. The device shown has an output 7 for providing the reconstructed runlength constrained sequence Sr of n-ary digits.
The device according to the invention is characterized in that the delay unit 4i forms part of a delay chain 4 of delay units 4a,..., 4i. A first delay unit 4a of the chain 4 is coupled to the branch metric calculation unit 3. The path metric calculation unit 5a forms part of a path metric calculation chain 5 of path metric calculation units 5a,..., 5h. The path metric calculation chain 5 comprises one or more path metric calculation units 5b having first inputs 5b 1 coupled to a delay unit 4g and second inputs 5b2 coupled to a preceding path metric calculation unit 5a.
The device is provided with a minimum pathmetric determination unit 7 which is coupled to the last pathmetric calculation unit 5h in the chain 5. The minimum pathmetric determination unit 7 generates a signal Smm indicating which of the states a,...,f has the minimum pathmetric from the pathmetric values PMa,---ι to PMf,,^.
The signal Smin is provided to a backtracking unit 8, which further receives predecessor information 5e4, 5f4, 5g4, 5h4 from the path metric calculation units 5e, 5f, 5g and 5h. The backtracking unit 8 calculates the state which has the highest likelihood of corresponding to the sample Ss>I1-5. The backtracking unit starts backtracking from the state indicated by the signal Smin.
In the embodiment shown in Figure 4 the path metric calculation chain 5 comprises at least a path metric calculation unit 5a with first inputs 5al coupled to a delay unit 4h, and with outputs 5a3 coupled to second inputs 5b2 of a first further path metric calculation unit 5b. said further path metric calculation unit 5b being provided with first inputs 5b 1 which are coupled to a further delay unit 4g preceding the delay unit 4h.
As shown in Figure 4 the device according to the invention calculates the pathmetric values in a pipelined way, so that more than one clockcycle is available for the calculation of each pathmetric value. When the branchmetric values BMn.s are available, the pathmetric calculation unit 5a of the device calculates PM. ) n+6 which is the first stage of the calculation of PMs,n+6. At the same time the pathmetric calculation unit 5b of the device calculates PM n+s , which is the second st -P 3-.+4 age of the calculation of PMs,n+5.
Simultaneously the pathmetric calculati on units RM3 n+4 5c, 5d, 5e, 5f, 5g calculate PMl+4 , PM +3 , PMs 5 >n+2 , PM +l and PM and PMs.n-1.
Another embodiment of the device according to the invention is shown in Figure 5. Herein the trellis is build in an opposite direction, namely towards the past. Said embodiment differs form the embodiment shown in Figure 4, in that the chain of path metric calculation units 105 comprises at least a path metric calculation unit 105a with first inputs 105al coupled to a delay unit 104b, and with outputs 105a3 coupled to second inputs 105b2 of a second further path metric calculation unit 105b. The further path metric calculation unit 105b is provided with first inputs 105bl which are coupled to a further delay unit 104c succeeding the delay unit 104b. In this embodiment of Figure 5 the state which has the highest likelihood of corresponding to the sample Ss,n-5 is calculated by forward tracking, starting signal Smjn generated by the minimum pathmetric determination unit 107 indicates which of the states a,...,f has the minimum pathmetric from the pathmetric values PMa,,.-! to PMf.n-!. As all the branch-metric values are available in the delay chain for each of the states for the samples S^ to Ss,n- the minimum pathmetric value may be calculated in any order. In the embodiment of Figure 5 the set of pathmetric values PMs,n- for a point in time n-k calculated by a pathmetric calculation unit is calculated from the set of branch metric values for a sample Ss,n-k of input signal for that point in time and the set of path metric values PMS)I1- k+- for the succeeding point in time n-k+1. In the embodiment of Figure 5 the pathmetric calculation units 105a, ,105h respectively calculate respective stages of the pathmetric values PMs,n-2,...,PMs,n-9 simultaneously.
In the present embodiment the states b,c,e and f respectively have the logical successors a, b, d and e. With logical successors it is indicated that the latter mentioned states do not succeed the former mentioned states in a temporal sense, but succeed these states if the trellis is traversed backwards in time. Hence, the path metric value PMb,n-k . for example, is calculated for example by addition of the pathmetric value PMc>n-k+1 and the branch metric value BMb,n-k for state b. State a has states a and b as potential logical successor, and state d has states d and e as potential logical successors. Hence, the pathmetric value PMa,n-k is calculated by adding the branch metric value BMa,---k for state a to the minimum of the pathmetric values PMs>n-k+- for its logical successors a and b. This is illustrated in Figures 5A and 5B.
As shown in Figure 6A, the trellis of Figure IB can also be considered as a combination of two merging partial trellises, based on this insight, a further embodiment of the device of the invention is shown in Figure 6B. The device of Figure 6B partly follows the trellis in chronological order and partly in anti-chronological order. The device shown in Figure 6B comprises a first pathmetric calculation chain 205 of path metric calculation units which are coupled to the delay units of the delay chain 204 in the same order as in the embodiment of Figure 4, i.e. mutually succeeding path metric calculation units are coupled to mutually preceding delay units. The device further comprises a second pathmetric calculation chain 205 'of pathmetric calculation units which are coupled to the delay units of the delay chain 204 in the same order as the embodiment of Figure 5. i.e. mutually succeeding path metric calculation units are coupled to mutually succeeding delay units. The device shown in Figure 5 is provided with a third further path metric calculation unit 205c. This unit has first inputs 205cl coupled to the first further path metric calculation unit 205a and second inputs 205c2 coupled to the second further path metric calculation unit 205b. The state indicated by the signal Smin having the lowest path metric value is the detected state in this case, so that a backtracking or forward tracking unit is superfluous in this embodiment. Parts of the third further path metric calculation unit 205c are shown in more detail in Figures 7 A and 7B. Figure 7 A shows a module 254 for calculating the path metric value PMb,n-k for state b. The module has a first input for receiving the path metric value PMa,B-k-ι and a second input for receiving the path metric value PMCιn.k+ι. The module comprises an addition unit 254 for adding these pathmetric values PMc,---k+ι and PMa,---k-ι to the branch metric value BMb,n-k received at a third input so as to obtain the path metric value PMb,n-k- The third further path metric calculation unit 205c comprises identical modules for calculating the path metric values PMc,n-k PMe,n-k PMfjn-k.
Figure 7B shows another module 255 of the third further path metric calculation unit 205c. This module comprises first inputs for receiving the path metric values PMa,n-k-ι and PMf,n-k-ι- These first inputs are coupled to a minimum value detector 256 which provides the smallest of these two path metric values to the addition unit 257. The module comprises second inputs for receiving the path metric values PMa>n-k+ι and PMb,n-k+ι- These second inputs are coupled to another minimum value detector 258 which provides the smallest of these two path metric values to the addition unit 257. The addition unit 257 adds the smallest two path metric values selected by the minimum value detectors 256 and 258 to the branch metric value BMa,n-k so as to obtain the path metric value PMa,n-k. The third further path metric calculation unit 205c comprises a module identical to module 254 for calculating the path metric value PMd,n-k. The device shown in Figure 7 comprises a unit 207 for determining which of the states a,....,f has the minimum pathmetric value at time n-k, here n-5. Said state Smin is representative for the reconstructed n-ary value Sr. The reconstructed n-ary value Sr is preferably the central n-ary value of the sequence defining said state in the case that the sequence comprises an odd number of n-ary values. In the case that the sequence comprises an even number (2k) of n-ary values, the reconstructed n-ary value Sr is preferably the k-th or the k+l-th n-ary value.
Figure 8 schematically shows an apparatus for reproducing a record carrier 9. The apparatus shown comprises a read unit 10 for generating a read signal in response to a pattern stored at the record carrier 9. The pattern stored at the record carrier may be for example a magnetically or an optically detectable pattern. The record carrier may for example be in the form of a tape, a card or a disc. The apparatus of Figure 8 further comprises a device 11 according to the invention, for example an embodiment of the device as shown in one of the Figures 4, 5 and 6. The apparatus of Figure 8 further comprises an error correcting and decoding unit 12 coupled to the output of said device for generating an error corrected signal Scorr from the reconstructed n-ary signal Sr. The unit 12 for example comprises a CIRC-decoder.
Figure 9 schematically shows a receiver for reproducing a transmitted signal. The receiver comprises a receiving unit for receiving and demodulating the transmitted signal. The transmitted signal is for example modulated on a carrier by means of the QPSK, QAM or OFDM method. The demodulated signal is provided as the input signal to a device 21 according to the invention, for example an embodiment of the device as shown in one of the Figures 4, 5 and 6. Likewise, the apparatus of Figure 9 further comprises an error correcting and decoding unit 22 coupled to the output of said device 21 for generating an error corrected signal Scorr from the reconstructed n-ary signal Sr. The unit 22 for example comprises a CIRC-decoder.
It is remarked that the scope of protection of the invention is not restricted to the embodiments described herein. Neither is the scope of protection of the invention restricted by the reference numerals in the claims. The word 'comprising' does not exclude other parts than those mentioned in a claim. The word 'a(n)' preceding an element does not exclude a plurality of those elements. Means forming part of the invention may both be implemented in the form of dedicated hardware or in the form of a programmed general purpose processor. The invention resides in each new feature or combination of features.

Claims

CLAIMS:
1. Device for reconstructing a runlength constrained sequence of n-ary digits from an analog input signal (Sj) representing said sequence, the device comprising an input (1) for receiving said signal (Sj), a sampling unit (2) for taking time-discrete samples of the input signal (S , a branch metric calculation unit (3) for calculating a set of branch metric values (BMs,n) for subsequent samples (Ssn) of the sampled input signal (Ss), each of the set of branch metric values being an indication for the likelihood that an amplitude value of a sample (Ssn) corresponds to a particular state (s), a state being defined as a sequence of n-ary digits, a delay unit (4i) for delaying metric values, a path metric calculation unit (5a), coupled to the delay unit (4i), for calculating path metric values (PMs,n-k) out of the branch metric values (BMs>n), a path metric value being an indication for the likelihood that a sequence of samples corresponds to a sequence of states, an output (6) for providing the reconstructed runlength constrained sequence of n-ary digits characterized in that the delay unit (4i) forms part of a delay chain (4) of delay units, a first delay unit (4a) of the delay chain being coupled to the branch metric calculation unit (3), and in that the path metric calculation unit (5a) forms part of a path metric calculation chain (5) of path metric calculation units, the path metric calculation chain (5) comprising one or more path metric calculation units (5b) having first inputs (5bl) coupled to a delay unit (4g) and second inputs (5b2) coupled to a preceding path metric calculation unit (5a).
2. A device according to claim 1, characterized in that the path metric calculation chain (5) comprises at least a path metric calculation unit (5a) with first inputs (5al) coupled to a delay unit (4h), and with outputs (5a3) coupled to second inputs (5b2) of a first further path metric calculation unit (5b), said first further path metric calculation unit (5b) being provided with first inputs (5b 1) which are coupled to a further delay unit (4g) preceding the delay unit (4h).
3. A device according to claim 1, characterized in that the chain of path metric calculation units (105) comprises at least a path metric calculation unit (105a) with first inputs (105al) coupled to a delay unit (104b), and with outputs (105a3) coupled to second inputs (105b2) of a second further path metric calculation unit (105b), said further path metric calculation unit (105b) being provided with first inputs (105 l) which are coupled to a further delay unit (104c) succeeding the delay unit (104 ).
4. A device according to claim 2 and claim 3, characterized by a third further path metric calculation unit (205c) having first inputs (205cl) coupled to the first further path metric calculation unit (205a) and second inputs (205c2) coupled to the second further path metric calculation unit (205b).
5. An apparatus for reproducing a record carrier (9), comprising a read unit (10) for generating a read signal (Sj) in response to a pattern stored at the record carrier (9), a device (11) according to one of the claims 1 to 4, receiving the read signal (Sj) as its input signal, an error correcting and decoding unit (12) coupled to the output of said device
(11).
6. A receiver for reproducing a transmitted signal (St), comprising a receiving unit (20) for receiving and demodulating the transmitted signal
( t), a device (21) according to one of the claims 1 to 4, receiving the demodulated signal (S as its input signal, an error correcting and decoding unit (22) coupled to the output of said device.
PCT/EP2001/011148 2000-10-08 2001-09-26 Device for reconstructing a runlength constrained sequence WO2002031982A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002535262A JP2004511946A (en) 2000-10-08 2001-09-26 Apparatus for reconstructing run-length limited sequences
EP01986808A EP1421698A2 (en) 2000-10-08 2001-09-26 Device for reconstructing a runlength constrained sequence

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP00203490 2000-10-08
EP00203490.8 2000-10-08

Publications (2)

Publication Number Publication Date
WO2002031982A2 true WO2002031982A2 (en) 2002-04-18
WO2002031982A3 WO2002031982A3 (en) 2004-03-25

Family

ID=8172114

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2001/011148 WO2002031982A2 (en) 2000-10-08 2001-09-26 Device for reconstructing a runlength constrained sequence

Country Status (6)

Country Link
US (1) US6980606B2 (en)
EP (1) EP1421698A2 (en)
JP (1) JP2004511946A (en)
CN (1) CN100338881C (en)
TW (1) TWI232652B (en)
WO (1) WO2002031982A2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0813308A2 (en) * 1996-06-14 1997-12-17 Daewoo Electronics Co., Ltd Trace-back method and apparatus for use in a viterbi decoder

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3171772B2 (en) * 1995-08-23 2001-06-04 沖電気工業株式会社 Viterbi decoding method and Viterbi decoding device
US5881075A (en) * 1996-03-18 1999-03-09 Samsung Electronics Co., Ltd. Viterbi decoder
KR19980079114A (en) * 1997-04-30 1998-11-25 배순훈 Method and apparatus for decoding trellis code data
KR100248014B1 (en) * 1997-12-31 2000-03-15 윤종용 Tcm decoder and decoding method therefor
US6738949B2 (en) * 1998-05-13 2004-05-18 Matsushita Electric Industrial Co., Ltd. Error correction circuit and error correction method
JP2000224054A (en) * 1999-01-27 2000-08-11 Texas Instr Inc <Ti> Method and device for increasing viterbi decoding rate
JP2003152777A (en) * 2001-11-16 2003-05-23 Nec Corp Circuit and method for designing detour path and program thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0813308A2 (en) * 1996-06-14 1997-12-17 Daewoo Electronics Co., Ltd Trace-back method and apparatus for use in a viterbi decoder

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
BERGMANS J W M ET AL: "TRANSITION DETECTOR FOR CD AND DVD" IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, IEEE INC. NEW YORK, US, vol. 46, no. 1, February 2000 (2000-02), pages 16-18, XP000956970 ISSN: 0098-3063 *
J.W.M. BERGMANS: "Digital Baseband Transmission and Recording" 1996, KLUWER ACADEMIC PUBLISHERS , XP002264973 page 301, line 1 - page 372, last line paragraph [7.5.2] *

Also Published As

Publication number Publication date
US20020041641A1 (en) 2002-04-11
JP2004511946A (en) 2004-04-15
CN100338881C (en) 2007-09-19
CN1533636A (en) 2004-09-29
US6980606B2 (en) 2005-12-27
TWI232652B (en) 2005-05-11
WO2002031982A3 (en) 2004-03-25
EP1421698A2 (en) 2004-05-26

Similar Documents

Publication Publication Date Title
AU695996B2 (en) A system for decoding digital data using a variable decision depth
US5960011A (en) Viterbi decoder
US5432820A (en) Maximum-likelihood decoding method and device
US6148431A (en) Add compare select circuit and method implementing a viterbi algorithm
JP3120511B2 (en) Viterbi decoding device
JPH0634483B2 (en) How to combine output signals
EP0647036A1 (en) Method and means for detecting partial response waveforms using a modified dynamic programming Heuristic
KR0161710B1 (en) Magnetic recording and reproducing device
US6678862B1 (en) Detection apparatus
US7136440B2 (en) Timing recovery for data sampling of a detector
WO2011159540A1 (en) Method and circuit for ber estimation
KR100586871B1 (en) Generation of amplitude levels for a partial response maximum likelihoodprml bit detector
JP3567733B2 (en) Signal decoding method, signal decoding circuit, information transmission communication device using the same, and information storage / reproduction device
US6980606B2 (en) Device for reconstructing a runlength constrained sequence
US6445754B1 (en) Playback data detecting device
JPH10145439A (en) Receiver and decoder
JP2668451B2 (en) Maximum likelihood decoding control method
JP2907090B2 (en) Apparatus and method for generating reliability
Friedman et al. Simplified EPR4 detection
EP1118194B1 (en) Sequence estimation for partial response channels
US20080259758A1 (en) Partial Response Maximum Likelihood Decoding
US20070263753A1 (en) Viterbi decoding method and viterbi decoder
JPH05282786A (en) Magnetic recorder
WO2003019793A2 (en) Maximum likelihood detector

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2002 535262

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 01803053X

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2001986808

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2001986808

Country of ref document: EP