WO2001071804A3 - Lateral asymmetric lightly doped drain mosfet - Google Patents
Lateral asymmetric lightly doped drain mosfet Download PDFInfo
- Publication number
- WO2001071804A3 WO2001071804A3 PCT/US2001/008452 US0108452W WO0171804A3 WO 2001071804 A3 WO2001071804 A3 WO 2001071804A3 US 0108452 W US0108452 W US 0108452W WO 0171804 A3 WO0171804 A3 WO 0171804A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- doped
- lightly doped
- region
- drain
- disposed
- Prior art date
Links
- 239000003989 dielectric material Substances 0.000 abstract 2
- 239000004065 semiconductor Substances 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
- 238000012856 packing Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001247485A AU2001247485A1 (en) | 2000-03-22 | 2001-03-16 | Lateral asymmetric lightly doped drain mosfet |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US53276100A | 2000-03-22 | 2000-03-22 | |
US09/532,761 | 2000-03-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001071804A2 WO2001071804A2 (en) | 2001-09-27 |
WO2001071804A3 true WO2001071804A3 (en) | 2002-04-18 |
Family
ID=24123054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/008452 WO2001071804A2 (en) | 2000-03-22 | 2001-03-16 | Lateral asymmetric lightly doped drain mosfet |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU2001247485A1 (en) |
WO (1) | WO2001071804A2 (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0535674A2 (en) * | 1991-10-01 | 1993-04-07 | Nec Corporation | Method for fabricating a LDD-mosfet |
US5486716A (en) * | 1991-05-14 | 1996-01-23 | Seiko Instruments Inc. | Semiconductor integrated circuit device with electrostatic damage protection |
US5580804A (en) * | 1994-12-15 | 1996-12-03 | Advanced Micro Devices, Inc. | Method for fabricating true LDD devices in a MOS technology |
US5705439A (en) * | 1996-04-22 | 1998-01-06 | Taiwan Semiconductor Manufacturing Company Ltd. | Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS |
US5780912A (en) * | 1994-08-18 | 1998-07-14 | Sun Microsystems, Inc. | Asymmetric low power MOS devices |
US5920103A (en) * | 1997-06-20 | 1999-07-06 | Advanced Micro Devices, Inc. | Asymmetrical transistor having a gate dielectric which is substantially resistant to hot carrier injection |
US5963809A (en) * | 1997-06-26 | 1999-10-05 | Advanced Micro Devices, Inc. | Asymmetrical MOSFET with gate pattern after source/drain formation |
-
2001
- 2001-03-16 WO PCT/US2001/008452 patent/WO2001071804A2/en active Application Filing
- 2001-03-16 AU AU2001247485A patent/AU2001247485A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5486716A (en) * | 1991-05-14 | 1996-01-23 | Seiko Instruments Inc. | Semiconductor integrated circuit device with electrostatic damage protection |
EP0535674A2 (en) * | 1991-10-01 | 1993-04-07 | Nec Corporation | Method for fabricating a LDD-mosfet |
US5780912A (en) * | 1994-08-18 | 1998-07-14 | Sun Microsystems, Inc. | Asymmetric low power MOS devices |
US5580804A (en) * | 1994-12-15 | 1996-12-03 | Advanced Micro Devices, Inc. | Method for fabricating true LDD devices in a MOS technology |
US5705439A (en) * | 1996-04-22 | 1998-01-06 | Taiwan Semiconductor Manufacturing Company Ltd. | Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS |
US5920103A (en) * | 1997-06-20 | 1999-07-06 | Advanced Micro Devices, Inc. | Asymmetrical transistor having a gate dielectric which is substantially resistant to hot carrier injection |
US5963809A (en) * | 1997-06-26 | 1999-10-05 | Advanced Micro Devices, Inc. | Asymmetrical MOSFET with gate pattern after source/drain formation |
Also Published As
Publication number | Publication date |
---|---|
WO2001071804A2 (en) | 2001-09-27 |
AU2001247485A1 (en) | 2001-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100327347B1 (en) | Metal oxide semiconductor field effect transistor having reduced resistance between source and drain and fabricating method thereof | |
WO2006072575A3 (en) | Ldmos transistor | |
WO2003100865A3 (en) | Microwave field effect transistor structure | |
WO2004064172A3 (en) | An enhancement mode metal-oxide-semiconductor field effect transistor and method for forming the same | |
WO2004038804A3 (en) | Semiconductor device having a u-shaped gate structure | |
TW345693B (en) | LDMOS device with self-aligned RESURF region and method of fabrication | |
WO2005089440A3 (en) | Multiple dielectric finfet structure and method | |
TW200625471A (en) | Semiconductor device employing an extension spacer and method of forming the same | |
TW200507255A (en) | Semiconductor device and method of fabricating the same | |
TW200625634A (en) | Transistor with strained region and method of manufacture | |
EP1253634A3 (en) | Semiconductor device | |
TWI256124B (en) | Electrostatic discharge protection device and method of manufacturing the same | |
WO2010036942A3 (en) | Power mosfet having a strained channel in a semiconductor heterostructure on metal substrate | |
TWI236154B (en) | Semiconductor device and method for manufacturing the same | |
TW200631065A (en) | Strained transistor with hybrid-strain inducing layer | |
DE69332358D1 (en) | PERFORMANCE SILICON CARBIDE MOSFET | |
TW200509261A (en) | Split-gate metal-oxide-semiconductor device | |
EP1089344A3 (en) | Insulated gate field effect transistor and method of fabricating the same | |
TW200644239A (en) | Method for improving thershold voltage stabiliry of MOS device | |
TWI268557B (en) | Semiconductor device, accumulation mode multiple-gate transistor and methods of fabricating the same | |
KR20010036270A (en) | FET device having elevated source/drain and method for fabricating with partial facet control | |
WO2004012270A3 (en) | Field effect transistor and method of manufacturing same | |
WO2005074025A3 (en) | Self-aligned trench mos junctions field-effect transistor for high-frequency applications | |
TW345746B (en) | Upper gate type thin film transistor and process for producing the same | |
WO2003038906A3 (en) | Lateral soi field-effect transistor and method of making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |