WO2001069797A3 - Enhanced turbo product codes - Google Patents

Enhanced turbo product codes Download PDF

Info

Publication number
WO2001069797A3
WO2001069797A3 PCT/US2001/008101 US0108101W WO0169797A3 WO 2001069797 A3 WO2001069797 A3 WO 2001069797A3 US 0108101 W US0108101 W US 0108101W WO 0169797 A3 WO0169797 A3 WO 0169797A3
Authority
WO
WIPO (PCT)
Prior art keywords
block
sub
hyper
module
encoded
Prior art date
Application number
PCT/US2001/008101
Other languages
French (fr)
Other versions
WO2001069797A2 (en
Inventor
Eric John Hewitt
Bradley William Lindstrom
Peter Sean Ladow
Alan Robert Danielson
Original Assignee
Advanced Hardware Architecture
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Hardware Architecture filed Critical Advanced Hardware Architecture
Priority to EP01924156A priority Critical patent/EP1273095A2/en
Priority to JP2001567139A priority patent/JP2003527029A/en
Priority to CA2402257A priority patent/CA2402257C/en
Priority to AU2001250837A priority patent/AU2001250837A1/en
Publication of WO2001069797A2 publication Critical patent/WO2001069797A2/en
Publication of WO2001069797A3 publication Critical patent/WO2001069797A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H03M13/296—Particular turbo code structure
    • H03M13/2963—Turbo-block codes, i.e. turbo codes based on block codes, e.g. turbo decoding of product codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2903—Methods and arrangements specifically for encoding, e.g. parallel encoding of a plurality of constituent codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2909—Product codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2918—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes with error correction codes in three or more dimensions, e.g. 3-dimensional product code where the bits are arranged in a cube
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2921—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes wherein error correction coding involves a diagonal direction

Abstract

A hyper encoder module encodes a block of data having a plurality of sub-blocks. Each sub-block includes a plurality of systematic block code codewords. A parity sub-block is added to the block. The parity sub-block is a first sub-block rotated by a predetermined number of bits. Each subsequent sub-block in the n-dimensional block is rotated by an appropriate number of bits and bit-wise XORed. An encoder method and apparatus which includes the hyper encoder module receives the block of data. A row of the block is immediately output and encoded by a first module according to a first encoding scheme. A column is encoded by a second module according to a second encoding scheme. A second set of encoded data is generated, iteratively updated and output by the second module. The hyper encoder module hyper-diagonally encodes the information bits as described above and then output.
PCT/US2001/008101 2000-03-14 2001-03-14 Enhanced turbo product codes WO2001069797A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP01924156A EP1273095A2 (en) 2000-03-14 2001-03-14 Enhanced turbo product codes
JP2001567139A JP2003527029A (en) 2000-03-14 2001-03-14 Enhanced turbo product code
CA2402257A CA2402257C (en) 2000-03-14 2001-03-14 Enhanced turbo product codes
AU2001250837A AU2001250837A1 (en) 2000-03-14 2001-03-14 Enhanced turbo product codes

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US18934500P 2000-03-14 2000-03-14
US60/189,345 2000-03-14

Publications (2)

Publication Number Publication Date
WO2001069797A2 WO2001069797A2 (en) 2001-09-20
WO2001069797A3 true WO2001069797A3 (en) 2002-02-28

Family

ID=22696908

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/008101 WO2001069797A2 (en) 2000-03-14 2001-03-14 Enhanced turbo product codes

Country Status (5)

Country Link
EP (1) EP1273095A2 (en)
JP (1) JP2003527029A (en)
AU (1) AU2001250837A1 (en)
CA (1) CA2402257C (en)
WO (1) WO2001069797A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117650870A (en) * 2023-12-06 2024-03-05 北京荷智科技有限公司 Communication method, system, equipment and medium based on longitudinal coding error correction

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4796260A (en) * 1987-03-30 1989-01-03 Scs Telecom, Inc. Schilling-Manela forward error correction and detection code method and apparatus
US5351246A (en) * 1991-06-21 1994-09-27 International Business Machines Corporation Method and means for coding and rebuilding that data contents of unavailable DASDs or rebuilding the contents of DASDs in error in the presence of reduced number of unavailable DASDs in a DASD array
US5708667A (en) * 1993-08-10 1998-01-13 Fujitsu Limited Method for detecting and correcting error by means of a high-dimension matrix and device using the same

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5024819A (en) * 1973-07-07 1975-03-17
JPS61147619A (en) * 1984-12-21 1986-07-05 Sony Corp Error correction system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4796260A (en) * 1987-03-30 1989-01-03 Scs Telecom, Inc. Schilling-Manela forward error correction and detection code method and apparatus
US5351246A (en) * 1991-06-21 1994-09-27 International Business Machines Corporation Method and means for coding and rebuilding that data contents of unavailable DASDs or rebuilding the contents of DASDs in error in the presence of reduced number of unavailable DASDs in a DASD array
US5708667A (en) * 1993-08-10 1998-01-13 Fujitsu Limited Method for detecting and correcting error by means of a high-dimension matrix and device using the same

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
HEWITT ET AL: "Turbo product codes for LMDS", RADIO AND WIRELESS CONFERENCE, 1999. RAWCON 99. 1999 IEEE DENVER, CO, USA 1-4 AUG. 1999, PISCATAWAY, NJ, USA,IEEE, US, 1 August 1999 (1999-08-01), pages 107 - 111, XP010365197, ISBN: 0-7803-5454-0 *
J. WANG AND B. J. BELZER: "Performance Bounds on Product Codes with Hyper-Diagonal Parity", PROC. 2000 CONF. ON INFORM. SCIENCES AND SYSTEMS (CISS 2000), 15 March 2000 (2000-03-15) - 17 March 2000 (2000-03-17), PRINCETON UNIVERSITY, pages WP7-1 - WP7-6, XP001034704 *
RAMESH MAHENDRA PYNDIAH: "NEAR-OPTIMUM DECODING OF PRODUCT CODES: BLOCK TURBO CODES", IEEE TRANSACTIONS ON COMMUNICATIONS, IEEE INC. NEW YORK, US, vol. 46, no. 8, 1 August 1998 (1998-08-01), pages 1003 - 1010, XP000782280, ISSN: 0090-6778 *

Also Published As

Publication number Publication date
AU2001250837A1 (en) 2001-09-24
JP2003527029A (en) 2003-09-09
WO2001069797A2 (en) 2001-09-20
CA2402257A1 (en) 2001-09-20
EP1273095A2 (en) 2003-01-08
CA2402257C (en) 2010-04-13

Similar Documents

Publication Publication Date Title
US6658605B1 (en) Multiple coding method and apparatus, multiple decoding method and apparatus, and information transmission system
WO2002001561A3 (en) Method and apparatus for encoding with unequal protection in magnetic recording channels having concatenated error correction codes
US20030079171A1 (en) Forward error correction
RU2000120911A (en) CODER DECODER WITH SEQUENTIAL CASCADE STRUCTURE IN COMMUNICATION SYSTEM
KR20000038952A (en) Encoder and decoder having serial concatenated structure in communication system
WO2007057885A3 (en) Method and device for multi phase error-correction
JP2004502264A5 (en)
JPH04505545A (en) Fast encoder for non-systematic codes
AU2003209596A1 (en) Method and apparatus for embedding an additional layer of error correction into an error correcting code
TW200511736A (en) Method and apparatus for varying lengths of low density parity check codewords
US20040199847A1 (en) Method and apparatus for improving the performance of concatenated codes
CN1301117A (en) 'Not or' codes and serial connected encoder/decoder therewith
JPH06112847A (en) Two-dimensional error correction method and decoding method
CN109644006B (en) Apparatus and method for encoding data and decoding data
RU2002114861A (en) Method and device for generating (n, 3) code and (n, 4) code using simplex codes
US4217660A (en) Method and apparatus for the coding and decoding of digital data
CA2395219A1 (en) Generating codes in a communication system
JP3545623B2 (en) Decryption method
JP2002353936A5 (en)
JP2005522138A5 (en)
KR101023536B1 (en) Lossless data compression method
CN101471742A (en) Method for rapidly decoding linear block code for short distance wireless communication
AU1092892A (en) Improved data and forward error control coding techniques for digital signals
WO2001069797A3 (en) Enhanced turbo product codes
CN1106717C (en) Transmission and reception of digital information signal

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2402257

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2001924156

Country of ref document: EP

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 567139

Kind code of ref document: A

Format of ref document f/p: F

WWP Wipo information: published in national office

Ref document number: 2001924156

Country of ref document: EP