WO2001063670A2 - Integrated circuit package with device specific data storage - Google Patents
Integrated circuit package with device specific data storage Download PDFInfo
- Publication number
- WO2001063670A2 WO2001063670A2 PCT/US2001/040198 US0140198W WO0163670A2 WO 2001063670 A2 WO2001063670 A2 WO 2001063670A2 US 0140198 W US0140198 W US 0140198W WO 0163670 A2 WO0163670 A2 WO 0163670A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- integrated circuit
- data storage
- memory element
- storage system
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54413—Marks applied to semiconductor devices or parts comprising digital information, e.g. bar codes, data matrix
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/54486—Located on package parts, e.g. encapsulation, leads, package substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
Definitions
- the present invention pertains generally to the field of radio frequency (RF) power transistor devices and, more specifically, to systems and methods for storing device-specific data in an RF power transistor package and for retrieving that information.
- RF radio frequency
- Integrated circuits are widely used in many applications and have various characteristics depending on their intended use.
- the electrical characteristics of IC's may also vary for the same type of device, e.g., due to manufacturing variables IC's include an arrangement of electrical components often protected by an electrically insulated lid. Typically, the lid serves this protective function while also allowing for heat dissipation from the circuit
- the lid of an integrated circuit may have a minimum amount of device data printed on its surface
- Examples of such information may include a manufacturer's serial number or a part number Rarely is any more information included on the surface of the integrated circuit because of their small physical size and the need for the information to be printed large enough for a human to easily read it It is thus desirable to provide an integrated circuit that has the ability to store a significant amount of device-specific data, while enabling a user to easily access and read the information
- Examples of such device-specific data may include the manufacturing history or testing parameters of the device, quality control data, calibration information, instructions on tuning, mounting, or otherwise using the device, and other data that a manufacturer may want to provide to a user SUMMARY OF THE INVENTION
- a data storage system for integrated circuit packages comprising an integrated circuit package, the package having a semiconductor element and a lid covering the semiconductor element, wherein the lid includes a data storage component contained on one or more exterior surfaces of the integrated circuit package
- the data storage system may further include data retrieval means
- the data storage component comprises a bar code In another preferred embodiment, the data storage component comprises a digitally encoded etching In still another preferred embodiment, the data storage component comprises an electronic memory element
- a data storage system for integrated circuit packages comprising an integrated circuit package, the package having a semiconductor element and a lid covering the semiconductor element, the semiconductor element including a memory element capable of storing data specific to the integrated circuit package, circuitry for retrieving the data from the memory element, and an electrical lead for electrically connecting a measuring device to the circuitry
- the data storage system may further comprise updating circuitry electrically coupled to the memory element, wherein the updating circuitry manipulates the data stored in the memory element based on changes made to the integrated circuit
- a method for storing and retrieving device specific data includes writing device-specific data to a memory element coupled to an integrated circuit, providing circuitry to read the device-specific data from the memory element, and reading the data with an electrical measuring device connected to the electrical lead
- the method also includes decoding the data and displaying the data, as well as updating the data stored in the memory element based on changes made to the integrated circuit
- FIG 1 is a first embodiment of an integrated circuit package constructed in accordance with the present invention
- FIG 2 is a second embodiment of an integrated circuit package constructed in accordance with the present invention.
- FIG 3 is a third embodiment of an integrated circuit package constructed in accordance with the present invention.
- an integrated circuit (IC) package 10 includes an integrated circuit 12 mounted on a substrate 14
- the IC package is provided with a lid 20
- Device-specific data is encoded in a bar code 22 on the lid 20 Since the lid 20 is usually the most accessible part of the IC, this is a preferable place to locate this information
- the bar code may, however, be printed on any other accessible part of the IC package
- the data can then be read by any known bar code system
- bar code system Such systems include hand-held scanners connected to a computer for processing and displaying the data
- Bar code technology is widely known in the field and various means of reading the bar code are contemplated by a device constructed in accordance with the present invention.
- Fig. 2 shows a second embodiment of the invention where the device-specific data 24 is encoded in a digital format and etched onto the lid 20.
- This data 24 is capable of being read by an optical device and decoded by a computer.
- the technology for this is generally known in the art of CD ROM devices.
- Fig. 3 shows a third embodiment of the invention where the IC package 10 contains a memory element 26 capable of electronically storing the device-specific data.
- the memory element 26 is a static memory that does not require a constant power source to save the stored memory.
- electrical leads 28 and 30 for accessing the data stored in the memory element 26.
- the leads 28 and 30 may be incorporated into the pins of the IC that are connected to a standard circuit board, or they may have a separate port (e.g., in the lid) that may be directly accessed by an electrical measuring device.
- Several methods of data transfer between an external device and the memory element 26 are possible, and well known in the electrical arts.
- One embodiment of the invention uses the leads DATA IN/OUT,READY, and IN/OUT.
- the IC contains input/output circuitry that is electrically coupled to the memory element and the leads.
- a procedure for storing data into the memory element would involve setting the IN/OUT lead to "IN” (e.g., "on”).
- the READY lead is set “on” and the data is then read from the DATA IN/OUT lead to the memory element by the input/output circuitry. This process is repeated to store the remaining bits of information to the memory element.
- a procedure for retrieving data from the memory element would involve setting the IN/OUT lead to "OUT” (e.g., "off).
- the READY lead is set “on” and the data is then read from the memory to the DATA IN/OUT lead by the input/output circuitry. This process is repeated to read the remaining contents of the memory element.
- Another aspect of this embodiment involves updating the data in the memory element in response to certain circuit conditions or events
- the updating circuitry is configured to measure certain electrical conditions during the operation of the IC (e g , the highest current passing through a certain pin of the IC), and, upon the occurrence of a certain event (e g , a current is measured on that pin that is higher than the value already stored in the memory element), the updating circuitry writes new data to the memory element
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Casings For Electric Apparatus (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001272081A AU2001272081A1 (en) | 2000-02-28 | 2001-02-28 | Integrated circuit package with device specific data storage |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US51444700A | 2000-02-28 | 2000-02-28 | |
US09/514,447 | 2000-02-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001063670A2 true WO2001063670A2 (en) | 2001-08-30 |
WO2001063670A3 WO2001063670A3 (en) | 2002-01-31 |
Family
ID=24047175
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/040198 WO2001063670A2 (en) | 2000-02-28 | 2001-02-28 | Integrated circuit package with device specific data storage |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU2001272081A1 (en) |
WO (1) | WO2001063670A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004055894A1 (en) * | 2002-12-17 | 2004-07-01 | Infineon Technologies Ag | Integrated semiconductor module comprising an identification region |
US8014890B2 (en) | 2003-09-25 | 2011-09-06 | Ericsson Ab | Method for manufacturing a high-frequency assembly |
EP4166497A1 (en) * | 2021-10-15 | 2023-04-19 | Schott Ag | Enclosure with information pattern |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4340223A1 (en) * | 1992-11-27 | 1994-06-01 | Gold Star Electronics | Semiconductor device package with chip-specific data label - enables chip to be distinguished from others of same origin by reference to metallic plate attached after encapsulation |
US5642307A (en) * | 1992-07-09 | 1997-06-24 | Advanced Micro Devices, Inc. | Die identifier and die indentification method |
US5984190A (en) * | 1997-05-15 | 1999-11-16 | Micron Technology, Inc. | Method and apparatus for identifying integrated circuits |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59150464A (en) * | 1983-02-15 | 1984-08-28 | Toshiba Corp | Semiconductor device |
JPS61131549A (en) * | 1984-11-30 | 1986-06-19 | Sharp Corp | Semiconductor circuit package |
JPH0429358A (en) * | 1990-05-25 | 1992-01-31 | Fuji Photo Film Co Ltd | Semiconductor device |
JPH1126650A (en) * | 1997-06-30 | 1999-01-29 | Mitsumi Electric Co Ltd | Resin sealed package |
-
2001
- 2001-02-28 WO PCT/US2001/040198 patent/WO2001063670A2/en active Application Filing
- 2001-02-28 AU AU2001272081A patent/AU2001272081A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5642307A (en) * | 1992-07-09 | 1997-06-24 | Advanced Micro Devices, Inc. | Die identifier and die indentification method |
DE4340223A1 (en) * | 1992-11-27 | 1994-06-01 | Gold Star Electronics | Semiconductor device package with chip-specific data label - enables chip to be distinguished from others of same origin by reference to metallic plate attached after encapsulation |
US5984190A (en) * | 1997-05-15 | 1999-11-16 | Micron Technology, Inc. | Method and apparatus for identifying integrated circuits |
Non-Patent Citations (4)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 008, no. 285 (E-287), 26 December 1984 (1984-12-26) & JP 59 150464 A (TOSHIBA KK), 28 August 1984 (1984-08-28) * |
PATENT ABSTRACTS OF JAPAN vol. 010, no. 319 (E-450), 30 October 1986 (1986-10-30) & JP 61 131549 A (SHARP CORP), 19 June 1986 (1986-06-19) * |
PATENT ABSTRACTS OF JAPAN vol. 016, no. 196 (E-1200), 12 May 1992 (1992-05-12) & JP 04 029358 A (FUJI PHOTO FILM CO LTD), 31 January 1992 (1992-01-31) * |
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 04, 30 April 1999 (1999-04-30) & JP 11 026650 A (MITSUMI ELECTRIC CO LTD), 29 January 1999 (1999-01-29) * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004055894A1 (en) * | 2002-12-17 | 2004-07-01 | Infineon Technologies Ag | Integrated semiconductor module comprising an identification region |
US8014890B2 (en) | 2003-09-25 | 2011-09-06 | Ericsson Ab | Method for manufacturing a high-frequency assembly |
EP4166497A1 (en) * | 2021-10-15 | 2023-04-19 | Schott Ag | Enclosure with information pattern |
WO2023061706A1 (en) * | 2021-10-15 | 2023-04-20 | Schott Ag | Enclosure |
Also Published As
Publication number | Publication date |
---|---|
AU2001272081A1 (en) | 2001-09-03 |
WO2001063670A3 (en) | 2002-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5859792A (en) | Circuit for on-board programming of PRD serial EEPROMs | |
KR100839003B1 (en) | Method and apparatus for identifying integrated circuits | |
US5995006A (en) | Radio frequency tag | |
US6438825B1 (en) | Method to prevent intrusions into electronic circuitry | |
KR100247671B1 (en) | Audio memory chip device | |
US6567763B1 (en) | Analog temperature measurement apparatus and method | |
CA2230009A1 (en) | Anti-tamper integrated circuit | |
EP1021886A1 (en) | A circuit and method for configuring and registering a cryptographic device | |
US5498971A (en) | Method and control circuit for measuring the temperature of an integrated circuit | |
EP1291882A3 (en) | Memory chip and logic chip in same package | |
US20110032036A1 (en) | Performance tuning using encoded performance parameter information | |
US6138918A (en) | Portable data carrier and method for selecting operating mode thereof | |
US20230121141A1 (en) | Semiconductor packages with indications of die-specific information | |
WO2000025095A1 (en) | Environmental sensor | |
WO2001063670A2 (en) | Integrated circuit package with device specific data storage | |
DE60128510D1 (en) | Low temperature coefficient integrated circuit leadframes and integrated circuits having such a leadframe | |
US7996693B2 (en) | Integrated circuit environment initialization according to information stored within the integrated circuit | |
JP2003318353A (en) | Semiconductor chip package | |
KR20090022481A (en) | Circuit board built-in test pad for memory chip, and cob-type chip package including the same | |
US6219824B1 (en) | Integrated circuit having a programmable input/output processor that is used for increasing the flexibility of communications | |
US6321994B1 (en) | Contactless communication data carrier with fully enclosed holding means for holding a chip and a passive component | |
CN112649671B (en) | Detection circuit and detection method of electronic equipment and electronic equipment | |
JPH0755587B2 (en) | IC card | |
US20080072193A1 (en) | Apparatus and method of expressing circuit version identification | |
JPH08129627A (en) | Memory card and integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase in: |
Ref country code: JP |