WO2001022668A1 - Bus serie de routage - Google Patents
Bus serie de routage Download PDFInfo
- Publication number
- WO2001022668A1 WO2001022668A1 PCT/US2000/025571 US0025571W WO0122668A1 WO 2001022668 A1 WO2001022668 A1 WO 2001022668A1 US 0025571 W US0025571 W US 0025571W WO 0122668 A1 WO0122668 A1 WO 0122668A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- routing
- devices
- data packet
- data
- bus
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/58—Association of routers
- H04L45/583—Stackable routers
Abstract
L'invention concerne un procédé et un appareil permettant d'augmenter la vitesse de transfert des données entre des dispositifs (310-324) de routage dans un environnement de commutation par paquets comprenant une pluralité de dispositifs (310-324) de routage, connectés chacun à un ou plusieurs autres dispositifs de routage au moyen d'un bus (410-422) ou d'une autre connexion généralement consacrée au transfert de données entre deux dispositifs. Chaque dispositif peut éventuellement comporter un ou plusieurs ports destinés à la connexion d'un dispositif informatique, une adresse (202) étant affectée à chacun de ces ports. La vitesse de transfert des données entre les dispositifs de routage est augmentée du fait de la longueur réduite de chaque bus, la portée nécessaire étant simplement égale à la distance entre dispositifs de routage adjacents. Dans un mode de réalisation, les dispositifs de routage, notamment des cartes imprimées ou des microcircuits, sont montés dans le routeur d'un réseau informatique de commutation par paquets.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU40223/01A AU4022301A (en) | 1999-09-22 | 2000-09-18 | Serial routing bus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40038699A | 1999-09-22 | 1999-09-22 | |
US09/400,386 | 1999-09-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001022668A1 true WO2001022668A1 (fr) | 2001-03-29 |
Family
ID=23583401
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/025571 WO2001022668A1 (fr) | 1999-09-22 | 2000-09-18 | Bus serie de routage |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU4022301A (fr) |
WO (1) | WO2001022668A1 (fr) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5881242A (en) * | 1997-01-09 | 1999-03-09 | International Business Machines Corporation | Method and system of parsing frame headers for routing data frames within a computer network |
US5915104A (en) * | 1997-01-09 | 1999-06-22 | Silicon Graphics, Inc. | High bandwidth PCI to packet switched router bridge having minimized memory latency |
US5940479A (en) * | 1996-10-01 | 1999-08-17 | Northern Telecom Limited | System and method for transmitting aural information between a computer and telephone equipment |
-
2000
- 2000-09-18 AU AU40223/01A patent/AU4022301A/en not_active Abandoned
- 2000-09-18 WO PCT/US2000/025571 patent/WO2001022668A1/fr active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5940479A (en) * | 1996-10-01 | 1999-08-17 | Northern Telecom Limited | System and method for transmitting aural information between a computer and telephone equipment |
US5881242A (en) * | 1997-01-09 | 1999-03-09 | International Business Machines Corporation | Method and system of parsing frame headers for routing data frames within a computer network |
US5915104A (en) * | 1997-01-09 | 1999-06-22 | Silicon Graphics, Inc. | High bandwidth PCI to packet switched router bridge having minimized memory latency |
Also Published As
Publication number | Publication date |
---|---|
AU4022301A (en) | 2001-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6141355A (en) | Time-synchronized multi-layer network switch for providing quality of service guarantees in computer networks | |
US7352694B1 (en) | System and method for tolerating data link faults in a packet communications switch fabric | |
US7324537B2 (en) | Switching device with asymmetric port speeds | |
US20040186914A1 (en) | Data processing circuit | |
US5153876A (en) | Communication protocol for statistical data multiplexers arranged in a wide area network | |
US20080144670A1 (en) | Data Processing System and a Method For Synchronizing Data Traffic | |
WO1994018766A1 (fr) | Bus de paquets rapide | |
EP0860958B1 (fr) | Architecture de réseau virtuel | |
US20060184712A1 (en) | Switch architecture independent of media | |
KR100708425B1 (ko) | 단일 링 데이터 버스 접속 구성을 이용하여 메모리를 공유하는 장치 및 방법 | |
US7639616B1 (en) | Adaptive cut-through algorithm | |
US6741589B1 (en) | Apparatus and method for storing data segments in a multiple network switch system using a memory pool | |
US20040001487A1 (en) | Programmable InfiniBand switch | |
US20060056424A1 (en) | Packet transmission using output buffer | |
US6947375B2 (en) | System and method for network card switchovers in an IP network | |
CN101069434B (zh) | 用于转换及同步数据通信量的数据处理系统和方法 | |
US6690670B1 (en) | System and method for transmission between ATM layer devices and PHY layer devices over a serial bus | |
US20040081096A1 (en) | Method and device for extending usable lengths of fibre channel links | |
US7286532B1 (en) | High performance interface logic architecture of an intermediate network node | |
WO2001022668A1 (fr) | Bus serie de routage | |
US7379456B2 (en) | Network routing apparatus | |
US7957275B2 (en) | Queuing system | |
US6760338B1 (en) | Apparatus and method for monitoring data frames by a shared switching logic during simultaneous accessing of multiple network switch buffers | |
KR100462474B1 (ko) | 패킷링 구성을 이용한 중앙 제어기간 통신 메시지 교환장치 및 방법 | |
US6891843B1 (en) | Apparatus and method for sharing memory using extra data path having multiple rings |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |