WO2001001514A1 - Balanced to unbalanced circuit - Google Patents

Balanced to unbalanced circuit Download PDF

Info

Publication number
WO2001001514A1
WO2001001514A1 PCT/SE2000/001350 SE0001350W WO0101514A1 WO 2001001514 A1 WO2001001514 A1 WO 2001001514A1 SE 0001350 W SE0001350 W SE 0001350W WO 0101514 A1 WO0101514 A1 WO 0101514A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
sub
conductor
balun
conductors
Prior art date
Application number
PCT/SE2000/001350
Other languages
French (fr)
Inventor
David Westberg
Original Assignee
Telefonaktiebolaget L M Ericsson (Publ)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget L M Ericsson (Publ) filed Critical Telefonaktiebolaget L M Ericsson (Publ)
Priority to KR1020017016717A priority Critical patent/KR20020013938A/en
Priority to AU60369/00A priority patent/AU6036900A/en
Priority to DE60035694T priority patent/DE60035694D1/en
Priority to EP00946644A priority patent/EP1198861B1/en
Priority to CA002377963A priority patent/CA2377963A1/en
Priority to JP2001506637A priority patent/JP2003503928A/en
Publication of WO2001001514A1 publication Critical patent/WO2001001514A1/en
Priority to HK03100298.6A priority patent/HK1048197B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P5/00—Coupling devices of the waveguide type
    • H01P5/08—Coupling devices of the waveguide type for linking dissimilar lines or devices
    • H01P5/10—Coupling devices of the waveguide type for linking dissimilar lines or devices for coupling balanced lines or devices with unbalanced lines or devices

Definitions

  • the present invention relates to a balanced to unbalanced circuit (BALUN) according to the preamble of Claim 1.
  • High frequency electric signals can be transmitted in two often occurring ways, namely either balanced or unbalanced.
  • balanced transmission there is used two conductors in which electric currents are constantly in antiphase.
  • Unbalanced transmission uses only one signal conductor and the signal (the current) is returned via earth.
  • the balanced transmission is differential in nature and therewith less sensitive to disturbances and interference than the unbalanced transmission.
  • Balun circuits are used to this end.
  • balun circuit depend on impedance difference and phase difference for odd and even modes in the high frequency electric signal.
  • a typical balun is the Marchand-balun which includes four ⁇ /4 waveguides connected in pairs.
  • a balanced port shall be connected to an input or to an output of a differential amplifier. Normally, it is necessary to DC-bias the amplifiers and consequently a DC-wise short circuit of the balanced port to earth cannot be accepted.
  • the capacitors are discrete capacitors which are chosen so that their resonance frequency coincides with the signal frequency.
  • the capacitance is then balanced by the own parasite inductance of the capacitor and ideally behaves transparent at the frequency concerned.
  • a problem with discrete capacitors is that they are relatively bulky and cannot be implemented readily when integrated in multilayer printed circuit boards or ceramic substrates.
  • An object of the present invention is to at least reduce the aforesaid problem.
  • One advantage afforded by the present invention is that performance is improved with regard to loss reductions and better phase characteristics of the balanced signal.
  • Another advantage is that it can be simulated more readily than in the case of existing solutions, since it is not necessary to rely on discrete component models.
  • Figure 1 is a principle diagram of a classic Marchand-balun.
  • Figure 2 is a principle diagram of one embodiment of a Marchand-balun constructed in accordance with the present standpoint of techniques so as to avoid DC-wise short circuiting to earth of the balanced output signal.
  • Figure 3 is a principle diagram of one embodiment of an inventive Marchand-balun.
  • Figure 1 illustrates an embodiment of a classic Marchand-balun 1, which includes a first and a second sub-circuit 10 and 20 respectively.
  • the first sub-circuit 10 includes an upper conductor 10U, a lower conductor 10L and a discrete layer disposed between said conductors.
  • the upper conductor 10U and the lower conductor 10L in the first sub-circuit 10 are connected together capacitively and inductively, with a given coupling constant.
  • the first sub-circuit 10 corresponds to, or essentially to, a first ⁇ /4-wave guide.
  • the second sub-circuit 20 includes an upper conductor 20U and a lower conductor 20L and a dielectric layer disposed between said conductors.
  • the upper conductor 20U and the lower conductor 20L are connected to one another in said second sub-circuit 20 capacitively and inductively, with a given coupling constant.
  • the second sub-circuit corresponds to, or essentially to, a second ⁇ /4-wave guide.
  • An input Pi is connected to a first side on the upper conductor 10U in the first sub-circuit 10.
  • a second side on the upper conductor 10U in the first sub-circuit 10 is connected to a first side on the upper conductor 20U in the second sub-circuit 20 via a connecting conductor 15.
  • a second side on the upper conductor 20U in the second sub-circuit 20 is open.
  • a first side on the lower conductor 10L in the first sub-circuit 10 is connected to earth.
  • a second side of the lower conductor 10L in the first sub-circuit 10 is connected to a first output port P2.
  • a first side on the lower conductor 20L in the second sub- circuit 20 is connected to a second output port P3.
  • a second side of the lower conductor 20L in the second sub-circuit 20 is connected to earth.
  • Figure 2 illustrates a Marchand-balun circuit 1A.
  • the sole difference between the Marchand-balun circuit 1A and the classic Marchand-balun 1 shown in Figure 1 is that the Figure 2 circuit includes two capacitors 50 and 60 which prevent the balanced output signal from being short circuited DC-wise to earth.
  • a first capacitor 50 is arranged between the output port P2 and the second side of the lower conductor 10L in the first sub-circuit 10.
  • a second capacitor 60 is arranged between the output port P3 and the first side of the second conductor 20L in the second sub-circuit 20.
  • FIG. 3 illustrates an embodiment of an inventive balun circuit IB.
  • the illustrated embodiment of the inventive balun circuit is shown in stripline form, in other words the mutually connected conductors lie in different planes.
  • the inventive balun circuit IB includes a first and a second sub-circuit 10 and 20 respectively.
  • the first sub-circuit 10 includes an upper conductor 10U, a lower conductor 10L and a dielectric layer disposed between the said conductors.
  • the upper conductor 10U and the lower conductor 10L in the first sub-circuit 10 are connected together capacitively and inductively with a given coupling constant.
  • the first sub-circuit 10 corresponds to, or essentially to, a first ⁇ /4-wave guide.
  • the second sub-circuit 20 includes an upper conductor 20U and a lower conductor 20L and a dielectric layer disposed between said conductors.
  • the upper conductor 20U and the lower conductor 20L in the second sub-circuit 20 are connected together capacitively and inductively with a given coupling constant.
  • the second sub-circuit corresponds to, or essentially to, a second ⁇ /4-wave guide.
  • An input PI is connected to a first side of the upper conductor 10U in the first sub-circuit 10.
  • a second side on the upper conductor 10U in the first sub-circuit 10 is connected to a first side on the upper conductor 20U in the second sub-circuit 20 via a connecting conductor 15.
  • a second side on the upper conductor 20U in the second sub-circuit 20 is open.
  • a first side on the second conductor 10L in the first sub-circuit 10 is connected to a first side of a first open terminating ⁇ /4-wave guide 30.
  • a second side on the lower conductor 10L in the first sub-circuit 10 is connected to a first output port P2.
  • a first side on the lower conductor 20L in the second sub-circuit 20 is connected to a second output port P3.
  • a second side on the lower conductor 20L in the second sub-circuit 20 is connected to a first side on a second open, terminating ⁇ /4-wave guide 40.
  • the dielectric material disposed between the upper conductors 10U and 20U and the lower conductors 10L and 20L in the first and the second sub-circuits is disposed in a layer structure, a stripline structure. It will be understood, however, that the dielectric layer can be disposed in the same plane as the upper and the lower conductor, microstructure .
  • the electric conductors may be linear in accordance with Figure 1, or of the spiral type.
  • a point 70 between the third ⁇ /4-wave guide 30 and the lower conductor 10L in the first sub-circuit 10 functions as an RF- wise earth point.
  • a point 80 between the fourth ⁇ /4-wave guide 40 and the lower conductor 20L in the second sub-circuit 20 functions as an RF-wise earth point.
  • the ⁇ /4-wave guides in the illustrated embodiment of the balun circuit IB may be made of metal, for instance from a silver alloy, copper, tungsten or aluminium.
  • the dielectric material may comprise a ceramic material, polymeric material, an electrically non-conductive organic material, silicon dioxide or silicon nitride.
  • the balun circuit IB may be of the microstrip or stripline kind.

Landscapes

  • Coils Or Transformers For Communication (AREA)

Abstract

The present invention relates to a balun circuit (1B) comprising a first sub-circuit (10) and a second sub-circuit (20) which each correspond to, or essentially to, a μ/4-wave guide. The first sub-circuit (10) includes a first conductor (10U), a second conductor (10L) and a dielectric layer disposed between said first and second conductors, said conductors being connected together capacitively and inductively. The second sub-circuit (20) includes a first conductor (20U), a second conductor (20L) and a dielectric layer disposed between said first and second conductors, said conductors being connected together capacitively and inductively. A first side on the first conductor (10U) in the first sub-circuit (10) is connected to an input port (P1). A second side on the first conductor (10U) in the first sub-circuit (10) is connected to a first side on the first conductor (20U) in the second sub-circuit (20) via a connecting conductor (15). A second side on the second conductor (10L) in the first sub-circuit (10) is connected to a first output port (P2). A first side on the second conductor (20L) in the second sub-circuit (20) is connected to a second output port (P3). A first open terminating μ/4-wave guide (30) is connected to a second side on the second conductor (10L) in the first sub-circuit (10), and a second open terminating μ/4-wave guide (40) is connected to a second side of the second conductor (20L) in the second sub-circuit (20).

Description

BALANCED TO UNBALANCED CIRCUIT
TECHNICAL FIELD
The present invention relates to a balanced to unbalanced circuit (BALUN) according to the preamble of Claim 1.
High frequency electric signals can be transmitted in two often occurring ways, namely either balanced or unbalanced. In the case of balanced transmission there is used two conductors in which electric currents are constantly in antiphase. Unbalanced transmission, on the other hand, uses only one signal conductor and the signal (the current) is returned via earth. The balanced transmission is differential in nature and therewith less sensitive to disturbances and interference than the unbalanced transmission.
Balanced and unbalanced transmissions are often mixed in radio systems. It is therefore necessary to be able to convert a balanced signal to an unbalanced signal and vice versa with the smallest possible losses. Balun circuits are used to this end.
The properties of the balun circuit depend on impedance difference and phase difference for odd and even modes in the high frequency electric signal.
A typical balun is the Marchand-balun which includes four λ/4 waveguides connected in pairs. In many cases, a balanced port shall be connected to an input or to an output of a differential amplifier. Normally, it is necessary to DC-bias the amplifiers and consequently a DC-wise short circuit of the balanced port to earth cannot be accepted.
This has earlier been solved by including two capacitors between the actual balanced circuit and the balanced load. The capacitors are discrete capacitors which are chosen so that their resonance frequency coincides with the signal frequency. The capacitance is then balanced by the own parasite inductance of the capacitor and ideally behaves transparent at the frequency concerned.
A problem with discrete capacitors is that they are relatively bulky and cannot be implemented readily when integrated in multilayer printed circuit boards or ceramic substrates.
When biasing the differential amplifiers it is normally necessary to connect present day balun circuits to a current source or voltage source via additional discrete components. This applies particularly to the Marchand balun and also constitutes a problem.
SUMMARY OF THE INVENTION
An object of the present invention is to at least reduce the aforesaid problem.
This object is achieved in accordance with a first aspect of the invention by means of a device according to Claim 1.
One advantage afforded by the present invention is that performance is improved with regard to loss reductions and better phase characteristics of the balanced signal.
Another advantage is that it can be simulated more readily than in the case of existing solutions, since it is not necessary to rely on discrete component models.
The invention will now be described in more detail with reference to preferred embodiments thereof and also with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a principle diagram of a classic Marchand-balun.
Figure 2 is a principle diagram of one embodiment of a Marchand-balun constructed in accordance with the present standpoint of techniques so as to avoid DC-wise short circuiting to earth of the balanced output signal.
Figure 3 is a principle diagram of one embodiment of an inventive Marchand-balun.
DESCRIPTION OF PREFERRED EMBODIMENTS
In order to provide a better understanding of the particular features of the inventive device, reference is made first to Figures 1 and 2.
Figure 1 illustrates an embodiment of a classic Marchand-balun 1, which includes a first and a second sub-circuit 10 and 20 respectively. The first sub-circuit 10 includes an upper conductor 10U, a lower conductor 10L and a discrete layer disposed between said conductors. The upper conductor 10U and the lower conductor 10L in the first sub-circuit 10 are connected together capacitively and inductively, with a given coupling constant. The first sub-circuit 10 corresponds to, or essentially to, a first λ/4-wave guide. Similarly, the second sub-circuit 20 includes an upper conductor 20U and a lower conductor 20L and a dielectric layer disposed between said conductors. The upper conductor 20U and the lower conductor 20L are connected to one another in said second sub-circuit 20 capacitively and inductively, with a given coupling constant. The second sub-circuit corresponds to, or essentially to, a second λ/4-wave guide.
An input Pi is connected to a first side on the upper conductor 10U in the first sub-circuit 10. A second side on the upper conductor 10U in the first sub-circuit 10 is connected to a first side on the upper conductor 20U in the second sub-circuit 20 via a connecting conductor 15. A second side on the upper conductor 20U in the second sub-circuit 20 is open. A first side on the lower conductor 10L in the first sub-circuit 10 is connected to earth. A second side of the lower conductor 10L in the first sub-circuit 10 is connected to a first output port P2. A first side on the lower conductor 20L in the second sub- circuit 20 is connected to a second output port P3. A second side of the lower conductor 20L in the second sub-circuit 20 is connected to earth.
Figure 2 illustrates a Marchand-balun circuit 1A. The sole difference between the Marchand-balun circuit 1A and the classic Marchand-balun 1 shown in Figure 1 is that the Figure 2 circuit includes two capacitors 50 and 60 which prevent the balanced output signal from being short circuited DC-wise to earth. A first capacitor 50 is arranged between the output port P2 and the second side of the lower conductor 10L in the first sub-circuit 10. A second capacitor 60 is arranged between the output port P3 and the first side of the second conductor 20L in the second sub-circuit 20.
Figure 3 illustrates an embodiment of an inventive balun circuit IB. The illustrated embodiment of the inventive balun circuit is shown in stripline form, in other words the mutually connected conductors lie in different planes. The inventive balun circuit IB includes a first and a second sub-circuit 10 and 20 respectively. The first sub-circuit 10 includes an upper conductor 10U, a lower conductor 10L and a dielectric layer disposed between the said conductors. The upper conductor 10U and the lower conductor 10L in the first sub-circuit 10 are connected together capacitively and inductively with a given coupling constant. The first sub-circuit 10 corresponds to, or essentially to, a first λ/4-wave guide. Similarly, the second sub-circuit 20 includes an upper conductor 20U and a lower conductor 20L and a dielectric layer disposed between said conductors. The upper conductor 20U and the lower conductor 20L in the second sub-circuit 20 are connected together capacitively and inductively with a given coupling constant. The second sub-circuit corresponds to, or essentially to, a second λ/4-wave guide.
An input PI is connected to a first side of the upper conductor 10U in the first sub-circuit 10. A second side on the upper conductor 10U in the first sub-circuit 10 is connected to a first side on the upper conductor 20U in the second sub-circuit 20 via a connecting conductor 15. A second side on the upper conductor 20U in the second sub-circuit 20 is open. A first side on the second conductor 10L in the first sub-circuit 10 is connected to a first side of a first open terminating λ/4-wave guide 30. A second side on the lower conductor 10L in the first sub-circuit 10 is connected to a first output port P2. A first side on the lower conductor 20L in the second sub-circuit 20 is connected to a second output port P3. A second side on the lower conductor 20L in the second sub-circuit 20 is connected to a first side on a second open, terminating λ/4-wave guide 40.
The dielectric material disposed between the upper conductors 10U and 20U and the lower conductors 10L and 20L in the first and the second sub-circuits is disposed in a layer structure, a stripline structure. It will be understood, however, that the dielectric layer can be disposed in the same plane as the upper and the lower conductor, microstructure . The electric conductors may be linear in accordance with Figure 1, or of the spiral type.
A point 70 between the third λ/4-wave guide 30 and the lower conductor 10L in the first sub-circuit 10 functions as an RF- wise earth point. A point 80 between the fourth λ/4-wave guide 40 and the lower conductor 20L in the second sub-circuit 20 functions as an RF-wise earth point.
The λ/4-wave guides in the illustrated embodiment of the balun circuit IB may be made of metal, for instance from a silver alloy, copper, tungsten or aluminium. The dielectric material may comprise a ceramic material, polymeric material, an electrically non-conductive organic material, silicon dioxide or silicon nitride.
Although the inventive balun circuit will function for all wave lengths, the length of each λ/4-wave guide must be manageable for purely practical reasons.
The balun circuit IB may be of the microstrip or stripline kind.
It will be understood that the invention is not restricted to the aforedescribed and illustrated embodiments thereof, and that modifications can be made within the scope of the following claims.

Claims

1. A balun circuit (IB) comprising a first sub-circuit (10) and a second sub-circuit (20) each of which corresponds to, or essentially to, a λ/4-wave guide, wherein the first sub-circuit (10) includes a first conductor (10U) , a second conductor (10L) and a dielectric layer disposed between said first and second conductors, wherein said conductors are connected together capacitively and inductively, wherein the second sub-circuit (20) includes a first conductor (20U) , a second conductor (20L) and a dielectric layer disposed between said first and said second conductors, said conductors being connected together capacitively and inductively, wherein a first side on the first conductor (10U) in the first sub-circuit (10) is connected to an input port (Pi) , a second side on the first conductor (10U) in the first sub-circuit (10) is connected to a first side on the first conductor (20U) in the second sub-circuit (20) via a connecting conductor (15), a second side on the second conductor (10L) in the first sub-circuit (10) is connected to a first output port (P2) and a first side on the second conductor (10L) in the second sub-circuit (20) is connected to a second output port (P3), characterized in that a first open, terminating λ/4-wave guide (30) is connected to a second side on the second conductor (10L) in the first sub-circuit (10), and in that a second, open terminating λ/4-wave guide (40) is connected to a second side of said second conductor (20L) in the second sub-circuit (20) .
2. A balun circuit according to Claim 1, characterized in that the balun circuit is of the stripline kind.
3. A balun circuit according to Claim 1, characterized in that the balun circuit is of the microstrip kind.
PCT/SE2000/001350 1999-06-30 2000-06-26 Balanced to unbalanced circuit WO2001001514A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR1020017016717A KR20020013938A (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit
AU60369/00A AU6036900A (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit
DE60035694T DE60035694D1 (en) 1999-06-30 2000-06-26 balun
EP00946644A EP1198861B1 (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit
CA002377963A CA2377963A1 (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit
JP2001506637A JP2003503928A (en) 1999-06-30 2000-06-26 Unbalanced circuit
HK03100298.6A HK1048197B (en) 1999-06-30 2003-01-13 Balanced to unbalanced circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9902497-8 1999-06-30
SE9902497A SE9902497L (en) 1999-06-30 1999-06-30 balun

Publications (1)

Publication Number Publication Date
WO2001001514A1 true WO2001001514A1 (en) 2001-01-04

Family

ID=20416316

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE2000/001350 WO2001001514A1 (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit

Country Status (11)

Country Link
EP (1) EP1198861B1 (en)
JP (1) JP2003503928A (en)
KR (1) KR20020013938A (en)
CN (1) CN1175516C (en)
AU (1) AU6036900A (en)
CA (1) CA2377963A1 (en)
DE (1) DE60035694D1 (en)
HK (1) HK1048197B (en)
SE (1) SE9902497L (en)
TW (1) TW431079B (en)
WO (1) WO2001001514A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018041809A1 (en) * 2016-08-29 2018-03-08 Arralis Holdings Limited A multiband circularly polarised antenna

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100531782B1 (en) * 2002-08-13 2005-11-29 엘지전자 주식회사 Manufacturing method of balun
CN109088137B (en) * 2018-08-31 2022-03-01 易力声科技(深圳)有限公司 Lumped circuit balance converter applied to double-sided parallel lines

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997048187A1 (en) * 1996-06-14 1997-12-18 Watkins-Johnson Company Printed circuit board having integrated broadside microwave coupler
DE19729761A1 (en) * 1996-08-05 1998-03-26 Motorola Inc Symmetry transmitter
EP0869574A2 (en) * 1997-03-31 1998-10-07 Nippon Telegraph And Telephone Corporation A balun circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997048187A1 (en) * 1996-06-14 1997-12-18 Watkins-Johnson Company Printed circuit board having integrated broadside microwave coupler
DE19729761A1 (en) * 1996-08-05 1998-03-26 Motorola Inc Symmetry transmitter
EP0869574A2 (en) * 1997-03-31 1998-10-07 Nippon Telegraph And Telephone Corporation A balun circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018041809A1 (en) * 2016-08-29 2018-03-08 Arralis Holdings Limited A multiband circularly polarised antenna
CN110199436A (en) * 2016-08-29 2019-09-03 阿瑞利斯控股有限公司 Multiband circular polarize antenna
US11228108B2 (en) 2016-08-29 2022-01-18 Arralis Holdings Limited Multiband circularly polarised antenna

Also Published As

Publication number Publication date
HK1048197B (en) 2005-06-24
DE60035694D1 (en) 2007-09-06
TW431079B (en) 2001-04-21
KR20020013938A (en) 2002-02-21
JP2003503928A (en) 2003-01-28
AU6036900A (en) 2001-01-31
CN1359550A (en) 2002-07-17
EP1198861A1 (en) 2002-04-24
CA2377963A1 (en) 2001-01-04
SE513345C2 (en) 2000-08-28
CN1175516C (en) 2004-11-10
HK1048197A1 (en) 2003-03-21
SE9902497D0 (en) 1999-06-30
EP1198861B1 (en) 2007-07-25
SE9902497L (en) 2000-08-28

Similar Documents

Publication Publication Date Title
US6441696B1 (en) Balun
EP0885469B1 (en) A high frequency balun provided in a multilayer substrate
US5939939A (en) Power combiner with harmonic selectivity
US6005454A (en) Radio frequency power divider/combiner circuit having conductive lines and lumped circuits
US5519364A (en) High-frequency switch
EP2899803B1 (en) Circuit comprising balun and impedance transforming elements
EP0924855A2 (en) Matching circuit chip, filter with matching circuit, duplexer and cellular phone
US6850127B2 (en) Laminated electronic component
EP1208615B1 (en) Four port hybrid
US5426404A (en) Electrical circuit using low volume multilayer transmission line devices
EP1198861B1 (en) Balanced to unbalanced circuit
US20030001690A1 (en) Dielectric duplexer and communication device
EP1076374A2 (en) Nonreciprocal circuit device, composite electronic component, and communication apparatus incorporating the same
US20030034854A1 (en) Differential transmission line for high bandwidth signals
JPH11122009A (en) Impedance converter
US5959509A (en) Printed 180 degree differential phase shifter including a non-uniform non-regular line
KR100214454B1 (en) Radio frequency offset circuit
CN113589039A (en) Load detection circuit and amplification circuit
WO1995020829A1 (en) Electrical circuit using low volume multilayer transmission line devices
KR20010070486A (en) Voltage controlled oscillator
JP2768167B2 (en) Stripline polarized filter
EP3160046A1 (en) Matching network circuit, and associated apparatus with shared matching network circuit
JPWO2019155624A1 (en) Balun and antenna feed circuit
WO1997008772A1 (en) Printed 180 degree differential phase shifter
US20020145479A1 (en) Series connections of lumped elements on slotline

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00809788.7

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2000946644

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020017016717

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2377963

Country of ref document: CA

WWP Wipo information: published in national office

Ref document number: 1020017016717

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2000946644

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 1020017016717

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 2000946644

Country of ref document: EP

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)