EP1198861B1 - Balanced to unbalanced circuit - Google Patents

Balanced to unbalanced circuit Download PDF

Info

Publication number
EP1198861B1
EP1198861B1 EP00946644A EP00946644A EP1198861B1 EP 1198861 B1 EP1198861 B1 EP 1198861B1 EP 00946644 A EP00946644 A EP 00946644A EP 00946644 A EP00946644 A EP 00946644A EP 1198861 B1 EP1198861 B1 EP 1198861B1
Authority
EP
European Patent Office
Prior art keywords
circuit
sub
conductor
balun
balanced
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP00946644A
Other languages
German (de)
French (fr)
Other versions
EP1198861A1 (en
Inventor
David Westberg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of EP1198861A1 publication Critical patent/EP1198861A1/en
Application granted granted Critical
Publication of EP1198861B1 publication Critical patent/EP1198861B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P5/00Coupling devices of the waveguide type
    • H01P5/08Coupling devices of the waveguide type for linking dissimilar lines or devices
    • H01P5/10Coupling devices of the waveguide type for linking dissimilar lines or devices for coupling balanced with unbalanced lines or devices

Description

    TECHNICAL FIELD
  • The present invention relates to a balanced to unbalanced circuit (BALUN) according to the preamble of Claim 1.
  • High frequency electric signals can be transmitted in two often occurring ways, namely either balanced or unbalanced. In the case of balanced transmission there is used two conductors in which electric currents are constantly in antiphase. Unbalanced transmission, on the other hand, uses only one signal conductor and the signal (the current) is returned via earth. The balanced transmission is differential in nature and therewith less sensitive to disturbances and interference than the unbalanced transmission.
  • Balanced and unbalanced transmissions are often mixed in radio systems. It is therefore necessary to be able to convert a balanced signal to an unbalanced signal and vice versa with the smallest possible losses. Balun circuits are used to this end.
  • The properties of the balun circuit depend on impedance difference and phase difference for odd and even modes in the high frequency electric signal.
  • A typical balun is the Marchand-balun which includes four λ/4 waveguides connected in pairs. In many cases, a balanced port shall be connected to an input or to an output of a differential amplifier. Normally, it is necessary to DC-bias the amplifiers and consequently a DC-wise short circuit of the balanced port to earth cannot be accepted.
    This has earlier been solved by including two capacitors between the actual balanced circuit and the balanced load. The capacitors are discrete capacitors which are chosen so that their resonance frequency coincides with the signal frequency.
  • The capacitance is then balanced by the own parasite inductance of the capacitor and ideally behaves transparent at the frequency concerned.
  • A problem with discrete capacitors is that they are relatively bulky and cannot be implemented readily when integrated in multilayer printed circuit boards or ceramic substrates.
  • When biasing the differential amplifiers it is normally necessary to connect present day balun circuits to a current source or voltage source via additional discrete components. This applies particularly to the Marchand balun and also constitutes a problem.
  • SUMMARY OF THE INVENTION
  • An object of the present invention is to at least reduce the aforesaid problem.
  • This object is achieved in accordance with a first aspect of the invention by means of a device according to Claim 1.
  • One advantage afforded by the present invention is that performance is improved with regard to loss reductions and better phase characteristics of the balanced signal.
  • Another advantage is that it can be simulated more readily than in the case of existing solutions, since it is not necessary to rely on discrete component models.
  • The invention will now be described in more detail with reference to preferred embodiments thereof and also with reference to the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • Figure 1 is a principle diagram of a classic Marchand-balun.
    • Figure 2 is a principle diagram of one embodiment of a Marchand-balun constructed in accordance with the present standpoint of techniques so as to avoid DC-wise short circuiting to earth of the balanced output signal.
    • Figure 3 is a principle diagram of one embodiment of an inventive Marchand-balun.
    DESCRIPTION OF PREFERRED EMBODIMENTS
  • In order to provide a better understanding of the particular features of the inventive device, reference is made first to Figures 1 and 2.
  • Figure 1 illustrates an embodiment of a classic Marchand-balun 1, which includes a first and a second sub-circuit 10 and 20 respectively. The first sub-circuit 10 includes an upper conductor 10U, a lower conductor 10L and a discrete layer disposed between said conductors. The upper conductor 10U and the lower conductor 10L in the first sub-circuit 10 are connected together capacitively and inductively, with a given coupling constant. The first sub-circuit 10 corresponds to, or essentially to, a first λ/4-wave guide. Similarly, the second sub-circuit 20 includes an upper conductor 20U and a lower conductor 20L and a dielectric layer disposed between said conductors. The upper conductor 20U and the lower conductor 20L are connected to one another in said second sub-circuit 20 capacitively and inductively, with a given coupling constant. The second sub-circuit corresponds to, or essentially to, a second λ/4-wave guide.
  • An input P1 is connected to a first side on the upper conductor 10U in the first sub-circuit 10. A second side on the upper conductor 10U in the first sub-circuit 10 is connected to a first side on the upper conductor 20U in the second sub-circuit 20 via a connecting conductor 15. A second side on the upper conductor 20U in the second sub-circuit 20 is open. A first side on the lower conductor 10L in the first sub-circuit 10 is connected to earth. A second side of the lower conductor 10L in the first sub-circuit 10 is connected to a first output port P2. A first side on the lower conductor 20L in the second sub-circuit 20 is connected to a second output port P3. A second side of the lower conductor 20L in the second sub-circuit 20 is connected to earth.
  • Figure 2 illustrates a Marchand-balun circuit 1A. The sole difference between the Marchand-balun circuit 1A and the classic Marchand-balun 1 shown in Figure 1 is that the Figure 2 circuit includes two capacitors 50 and 60 which prevent the balanced output signal from being short circuited DC-wise to earth. A first capacitor 50 is arranged between the output port P2 and the second side of the lower conductor 10L in the first sub-circuit 10. A second capacitor 60 is arranged between the output port P3 and the first side of the second conductor 20L in the second sub-circuit 20.
  • Figure 3 illustrates an embodiment of an inventive balun circuit 1B. The illustrated embodiment of the inventive balun circuit is shown in stripline form, in other words the mutually connected conductors lie in different planes. The inventive balun circuit 1B includes a first and a second sub-circuit 10 and 20 respectively. The first sub-circuit 10 includes an upper conductor 10U, a lower conductor 10L and a dielectric layer disposed between the said conductors. The upper conductor 10U and the lower conductor 10L in the first sub-circuit 10 are connected together capacitively and inductively with a given coupling constant. The first sub-circuit 10 corresponds to, or essentially to, a first λ/4-wave guide. Similarly, the second sub-circuit 20 includes an upper conductor 20U and a lower conductor 20L and a dielectric layer disposed between said conductors. The upper conductor 20U and the lower conductor 20L in the second sub-circuit 20 are connected together capacitively and inductively with a given coupling constant. The second sub-circuit corresponds to, or essentially to, a second λ/4-wave guide.
  • An input P1 is connected to a first side of the upper conductor 10U in the first sub-circuit 10. A second side on the upper conductor 10U in the first sub-circuit 10 is connected to a first side on the upper conductor 20U in the second sub-circuit 20 via a connecting conductor 15. A second side on the upper conductor 20U in the second sub-circuit 20 is open. A first side on the second conductor 10L in the first sub-circuit 10 is connected to a first side of a first open terminating λ/4-wave guide 30. A second side on the lower conductor 10L in the first sub-circuit 10 is connected to a first output port P2. A first side on the lower conductor 20L in the second sub-circuit 20 is connected to a second output port P3. A second side on the lower conductor 20L in the second sub-circuit 20 is connected to a first side on a second open, terminating λ/4-wave guide 40.
  • The dielectric material disposed between the upper conductors 10U and 20U and the lower conductors 10L and 20L in the first and the second sub-circuits is disposed in a layer structure, a stripline structure. It will be understood, however, that the dielectric layer can be disposed in the same plane as the upper and the lower conductor, microstructure. The electric conductors may be linear in accordance with Figure 1, or of the spiral type.
  • A point 70 between the third λ/4-wave guide 30 and the lower conductor 10L in the first sub-circuit 10 functions as an RF-wise earth point. A point 80 between the fourth λ/4-wave guide 40 and the lower conductor 20L in the second sub-circuit 20 functions as an RF-wise earth point.
  • The λ/4-wave guides in the illustrated embodiment of the balun circuit 1B may be made of metal, for instance from a silver alloy, copper, tungsten or aluminium. The dielectric material may comprise a ceramic material, polymeric material, an electrically non-conductive organic material, silicon dioxide or silicon nitride.
  • Although the inventive balun circuit will function for all wave lengths, the length of each λ/4-wave guide must be manageable for purely practical reasons.
  • The balun circuit 1B may be of the microstrip or stripline kind.

Claims (3)

  1. A balun circuit (1B) comprising a first sub-circuit (10) and a second sub-circuit (20) each of which corresponds to, or essentially to, a λ/4-wave guide, wherein the first sub-circuit (10) includes a first conductor (10U), a second conductor (10L) and a dielectric layer disposed between said first and second conductors, wherein said conductors are connected together capacitively and inductively, wherein the second sub-circuit (20) includes a first conductor (20U), a second conductor (20L) and a dielectric layer disposed between said first and said second conductors, said conductors being connected together capacitively and inductively, wherein a first side on the first conductor (10U) in the first sub-circuit (10) is connected to an input port (P1), a second side on the first conductor (10U) in the first sub-circuit (10) is connected to a first side on the first conductor (20U) in the second sub-circuit (20) via a connecting conductor (15), a second side on the second conductor (10L) in the first sub-circuit (10) is connected to a first output port (P2) and a first side on the second conductor (20L) in the second sub-circuit (20) is connected to a second output port (P3), characterized in that a first open, terminating λ/4-wave guide (30) is connected to a first side on the second conductor (10L) in the first sub-circuit (10), and in that a second, open terminating λ/4-wave guide (40) is connected to a second side of said second conductor (20L) in the second sub-circuit (20).
  2. A balun circuit according to Claim 1, characterized in that the balun circuit is of the stripline kind.
  3. A balun circuit according to Claim 1, characterized in that the balun circuit is of the microstrip kind.
EP00946644A 1999-06-30 2000-06-26 Balanced to unbalanced circuit Expired - Lifetime EP1198861B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE9902497 1999-06-30
SE9902497A SE513345C2 (en) 1999-06-30 1999-06-30 balun
PCT/SE2000/001350 WO2001001514A1 (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit

Publications (2)

Publication Number Publication Date
EP1198861A1 EP1198861A1 (en) 2002-04-24
EP1198861B1 true EP1198861B1 (en) 2007-07-25

Family

ID=20416316

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00946644A Expired - Lifetime EP1198861B1 (en) 1999-06-30 2000-06-26 Balanced to unbalanced circuit

Country Status (11)

Country Link
EP (1) EP1198861B1 (en)
JP (1) JP2003503928A (en)
KR (1) KR20020013938A (en)
CN (1) CN1175516C (en)
AU (1) AU6036900A (en)
CA (1) CA2377963A1 (en)
DE (1) DE60035694D1 (en)
HK (1) HK1048197B (en)
SE (1) SE513345C2 (en)
TW (1) TW431079B (en)
WO (1) WO2001001514A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100531782B1 (en) * 2002-08-13 2005-11-29 엘지전자 주식회사 Manufacturing method of balun
WO2018041809A1 (en) * 2016-08-29 2018-03-08 Arralis Holdings Limited A multiband circularly polarised antenna
CN109088137B (en) * 2018-08-31 2022-03-01 易力声科技(深圳)有限公司 Lumped circuit balance converter applied to double-sided parallel lines

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6263198B1 (en) * 1996-06-14 2001-07-17 Wj Communications, Inc. Multi-layer printed wiring board having integrated broadside microwave coupled baluns
US5697088A (en) * 1996-08-05 1997-12-09 Motorola, Inc. Balun transformer
JP3576754B2 (en) * 1997-03-31 2004-10-13 日本電信電話株式会社 Balun circuit and balanced frequency converter

Also Published As

Publication number Publication date
SE9902497D0 (en) 1999-06-30
CN1359550A (en) 2002-07-17
CN1175516C (en) 2004-11-10
TW431079B (en) 2001-04-21
CA2377963A1 (en) 2001-01-04
WO2001001514A1 (en) 2001-01-04
SE9902497L (en) 2000-08-28
HK1048197B (en) 2005-06-24
SE513345C2 (en) 2000-08-28
KR20020013938A (en) 2002-02-21
HK1048197A1 (en) 2003-03-21
JP2003503928A (en) 2003-01-28
EP1198861A1 (en) 2002-04-24
AU6036900A (en) 2001-01-31
DE60035694D1 (en) 2007-09-06

Similar Documents

Publication Publication Date Title
US6441696B1 (en) Balun
US6133806A (en) Miniaturized balun transformer
EP0885469B1 (en) A high frequency balun provided in a multilayer substrate
US6005454A (en) Radio frequency power divider/combiner circuit having conductive lines and lumped circuits
US5886589A (en) Balanced to unbalanced transmission line transformers
US5519364A (en) High-frequency switch
EP0924855A2 (en) Matching circuit chip, filter with matching circuit, duplexer and cellular phone
US6850127B2 (en) Laminated electronic component
EP1208615B1 (en) Four port hybrid
EP1198861B1 (en) Balanced to unbalanced circuit
JPH07131277A (en) Circuit and method for compensating balance
US6597252B1 (en) Nonreciprocal circuit device with series and parallel matching capacitors at different ports
US20030001690A1 (en) Dielectric duplexer and communication device
US20030034854A1 (en) Differential transmission line for high bandwidth signals
EP1042843B1 (en) Rf three-way combiner/splitter
US7463120B2 (en) High frequency filter
JPH11122009A (en) Impedance converter
US5959509A (en) Printed 180 degree differential phase shifter including a non-uniform non-regular line
EP3160046B1 (en) Matching network circuit, and associated apparatus with shared matching network circuit
KR100214454B1 (en) Radio frequency offset circuit
CN113589039A (en) Load detection circuit and amplification circuit
JP2768167B2 (en) Stripline polarized filter
JPWO2019155624A1 (en) Balun and antenna feed circuit
WO1997008772A1 (en) Printed 180 degree differential phase shifter

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20020130

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RIN1 Information on inventor provided before grant (corrected)

Inventor name: WESTBERG, DAVID

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INFINEON TECHNOLOGIES AG

RBV Designated contracting states (corrected)

Designated state(s): DE ES FI FR GB IT NL SE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FI FR GB IT NL SE

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60035694

Country of ref document: DE

Date of ref document: 20070906

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070725

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071105

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070725

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
EN Fr: translation not filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071025

26N No opposition filed

Effective date: 20080428

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080321

Ref country code: DE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071026

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20080626

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080626

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080630