WO2000031905A1 - Method and device for suppressing electromagnetic interference between a base-band part and a high-frequency part of a monolithically integrated communication device - Google Patents

Method and device for suppressing electromagnetic interference between a base-band part and a high-frequency part of a monolithically integrated communication device Download PDF

Info

Publication number
WO2000031905A1
WO2000031905A1 PCT/DE1999/003695 DE9903695W WO0031905A1 WO 2000031905 A1 WO2000031905 A1 WO 2000031905A1 DE 9903695 W DE9903695 W DE 9903695W WO 0031905 A1 WO0031905 A1 WO 0031905A1
Authority
WO
WIPO (PCT)
Prior art keywords
frequency
clock signal
baseband
reduced
transmitter
Prior art date
Application number
PCT/DE1999/003695
Other languages
German (de)
French (fr)
Inventor
Herbert Eichfeld
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Publication of WO2000031905A1 publication Critical patent/WO2000031905A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B15/00—Suppression or limitation of noise or interference
    • H04B15/02—Reducing interference from electric apparatus by means located at or near the interfering apparatus
    • H04B15/04—Reducing interference from electric apparatus by means located at or near the interfering apparatus the interference being caused by substantially sinusoidal oscillations, e.g. in a receiver or in a tape-recorder
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2215/00—Reducing interference at the transmission system level
    • H04B2215/064—Reduction of clock or synthesizer reference frequency harmonics
    • H04B2215/065—Reduction of clock or synthesizer reference frequency harmonics by changing the frequency of clock or reference frequency

Definitions

  • the invention relates to a monolithically integrated communication device or a radio system, such as a single-chip cell phone, which in particular combines a high-frequency part and a baseband part on a semiconductor chip.
  • a major technical problem with such communication devices is the electromagnetic interference between the digital baseband as a source of interference and the analog radio-frequency part, which contains both the receiver and the transmitter, as a sink.
  • the object on which the invention is based is now to specify a method and a device for suppressing electromagnetic interference between a baseband part and a high-frequency part of a monolithically integrated communication device, in which reliable suppression of the electromagnetic interference is achieved in the simplest possible way.
  • This object is achieved according to the invention with regard to the method by claim 1 and with regard to the device by claim 4.
  • the further claims relate to advantageous refinements of the invention.
  • Figure 1 is a block diagram for explaining an inventive device
  • Figure 2 is a pictorial representation of a transmission and reception protocol of the inventive method.
  • the invention is essentially based on the fact that the high-frequency interference of the baseband logic no longer occurs during the transmission or reception operation of the high-frequency part, since the frequency of the clock system with which the baseband logic operates is reduced to a sufficiently low level in these critical time periods becomes.
  • FIG. 1 shows a monolithically integrated communication device CHIP according to the invention and has a high-frequency part HF, a clock generator CLKGEN, a baseband part BB and a buffer MEM.
  • the high-frequency part HF is connected to an antenna A, exchanges data DAT2 with the intermediate memory MEM and supplies a signal HFACT which indicates an active high-frequency part.
  • the clock generator CLKGEN generates a
  • FIG. 2 shows a transmission protocol SP and a reception protocol EF in a time correlation to illustrate the method according to the invention.
  • the transmission protocol SP there is first a time period BBS in which the baseband part of the communication device describes the buffer MEM with the information to be transmitted.
  • the frequency of the clock CLK is then reduced in a time period R of the transmission protocol.
  • the required clock reduction can be determined empirically for a certain required degree of suppression.
  • the time period R there follows a time period ADRF in which the address of the recipient is sent. This address is received somewhat delayed in the reception protocol EP in a time segment ADRE.
  • the coding of the address is carried out in such a way that it can be decoded by the receiver, even if the baseband part BB has not yet been reduced in time. This can be done, for example, by redundant coding of the address.
  • the receiver in the communication device automatically and repeatedly enables reception at a reduced clock frequency at certain time intervals in order to reliably recognize a transmitted address.
  • a pause section P in the transmission protocol SP during which the frequency of the clock signal CLK is reduced in the receiver protocol EP during a period R in the receiver.
  • data are transmitted in the transmission protocol SP during a time period DATF and received with a time delay in the reception protocol EP during a time period DATE.
  • the length of the data transfer depends on the size of the buffer MEM.
  • a time segment E follows in the transmission protocol SP and also a time segment E in the reception protocol EP for increasing the frequency of the clock signal CLK.
  • a sub-section BBS for reloading the buffer MEM follows in the transmission protocol SP and the transmission protocol begins again.
  • the reception protocol EP after the period E in the receiver, the received data is processed during a period BBV and the reception protocol also begins anew.
  • all logic circuits of the baseband section are clocked synchronously, so that a reduction in frequency can be implemented simply and reliably. Furthermore, all logic circuits of the baseband section are designed to be completely static, since otherwise a dynamic logic, with a reduced clock frequency, may have insufficient information security.

Abstract

The invention relates to a monolithically integrated communication device, e.g. a mobile phone fitted with a single chip, wherein electromagnetic interference between the high-frequency and base-band parts is suppressed, whereby the clock frequency for the base-band part is reduced when the high-frequency part is active.

Description

Beschreibungdescription
Verfahren und Vorrichtung zur Unterdrückung der elektromagnetischen Interferenz zwischen Basisbandteil und Hochfrequenz- teil einer monolithisch integrierten Kommunikationseinrichtung.Method and device for suppressing electromagnetic interference between the baseband part and the high-frequency part of a monolithically integrated communication device.
Die Erfindung betrifft eine monolithisch integrierte Kommuni- kationseinrichtung bzw. ein Funksystem, wie beispielsweise ein Single-Chip-Handy, das insbesondere ein Hochfrequenzteil und ein Basisbandteil auf einem Halbleiterchip vereint.The invention relates to a monolithically integrated communication device or a radio system, such as a single-chip cell phone, which in particular combines a high-frequency part and a baseband part on a semiconductor chip.
Ein technisches Hauptproblem bei derartigen Kommunikationseinrichtungen ist die elektromagnetische Interferenz zwischen dem digitalen Basisband als Störquelle und dem analogen Hochfrequenzteil, das sowohl den Empfänger als auch den Sender beinhaltet, als Störsenke.A major technical problem with such communication devices is the electromagnetic interference between the digital baseband as a source of interference and the analog radio-frequency part, which contains both the receiver and the transmitter, as a sink.
Aus der Buch „CMOS ireless Transceiver Design" von Jan Crols und Michiel Steyaert, erschienen bei Kluwer Academic Publis- hers, Boston/Dordrecht/London, Seiten 218 und 219, ist bekannt, diese Interferenzen dadurch klein zu halten, daß der analoge Teil nur eine sehr schmalbandige Empfindlichkeit für das eingekoppelte digitale Schaltrauschen aufweist. Das Pro- blem hierbei ist jedoch, daß derzeit die spektrale Verteilung des eingekoppelten digitalen Rauschens nur schlecht vorherbestimmt werden kann.From the book "CMOS ireless Transceiver Design" by Jan Crols and Michiel Steyaert, published by Kluwer Academic Publishers, Boston / Dordrecht / London, pages 218 and 219, it is known to minimize these interferences by the fact that the analog part only has a very narrow-band sensitivity for the injected digital switching noise, but the problem here is that the spectral distribution of the injected digital noise can currently only be predicted with difficulty.
Die der Erfindung zugrundeliegende Aufgabe besteht nun darin, ein Verfahren und eine Vorrichtung zur Unterdrückung der elektromagnetischen Interferenz zwischen einem Basisbandteil und einem Hochfrequenzteil einer monolithisch integrierten Kommunikationseinrichtung anzugeben, bei dem/der auf möglichst einfache Weise eine sichere Unterdrückung der elektro- magnetischen Interferenz erreicht wird. Diese Aufgabe wird hinsichtlich des Verfahrens durch Patentanspruch 1 und hinsichtlich der Vorrichtung durch Patentanspruch 4 erfindungsgemäß gelöst. Die weiteren Ansprüche betreffen vorteilhafte Ausgestaltungen der Erfindung.The object on which the invention is based is now to specify a method and a device for suppressing electromagnetic interference between a baseband part and a high-frequency part of a monolithically integrated communication device, in which reliable suppression of the electromagnetic interference is achieved in the simplest possible way. This object is achieved according to the invention with regard to the method by claim 1 and with regard to the device by claim 4. The further claims relate to advantageous refinements of the invention.
Die Erfindung wird nachfolgend anhand eines in der Zeichnung dargestellten Ausführungsbeispiels näher erläutert. Dabei zeigtThe invention is explained in more detail below with reference to an embodiment shown in the drawing. It shows
Figur 1 ein Blockdiagramm zur Erläuterung einer erfindungsgemäßen Vorrichtung undFigure 1 is a block diagram for explaining an inventive device and
Figur 2 eine bildliche Darstellung eines Sende- und Empfangsprotokolls des erfindungsgemäßen Verfahrens.Figure 2 is a pictorial representation of a transmission and reception protocol of the inventive method.
Die Erfindung beruht im wesentlichen darin, daß die hochfrequenten Störungen der Basisband-Logik während des Sende- oder Empfangsbetriebes des Hochfrequenzteiles nicht mehr auftreten, da in diesen kritischen Zeitspannen die Frequenz des Taktsystems mit dem die Basisband-Logik arbeitet, auf eine hinreichend niedrige Höhe reduziert wird.The invention is essentially based on the fact that the high-frequency interference of the baseband logic no longer occurs during the transmission or reception operation of the high-frequency part, since the frequency of the clock system with which the baseband logic operates is reduced to a sufficiently low level in these critical time periods becomes.
In Figur 1 ist eine erfindungsgemäße monolithisch integrierte Kommunikationseinrichtung CHIP dargestellt und weist ein Hochfrequenzteil HF, einen Taktgenerator CLKGEN, ein Basisbandteil BB und einen Zwischenspeicher MEM auf. Das Hochfrequenzteil HF ist mit einer Antenne A verbunden, tauscht Daten DAT2 mit dem Zwischenspeicher MEM aus und liefert ein Signal HFACT, das ein aktives Hochfrequenzteil anzeigt. Abhängig von diesem Signal HFACT erzeugt der Taktgenerator CLKGEN einFIG. 1 shows a monolithically integrated communication device CHIP according to the invention and has a high-frequency part HF, a clock generator CLKGEN, a baseband part BB and a buffer MEM. The high-frequency part HF is connected to an antenna A, exchanges data DAT2 with the intermediate memory MEM and supplies a signal HFACT which indicates an active high-frequency part. Depending on this signal HFACT, the clock generator CLKGEN generates a
Taktsignal CLK, das in seiner Taktfrequenz gegenüber einem regulären Betrieb reduziert ist, sofern das Hochfrequenzteil aktiv ist. Mit dem Taktsignal CLK wird das Basisbandteil BB getaktet, das seinerseits Daten DAT1 mit dem Zwischenspeicher MEM austauscht. Der Zwischenspeicher nimmt Informationen auf, die bei reduzierter Taktfrequenz von dem Basisbandteil BB nicht schritthaltend verarbeitet werden können. In Figur 2 ist zur Verdeutlichung des erfindungsgemäßen Verfahrens ein Sendeprotokoll SP und ein Empfangsprotokoll EF in zeitlicher Korrelation bildlich dargestellt. Beim Sendeproto- koll SP ist als erstes ein Zeitabschnitt BBS vorhanden, in dem das Basisbandteil der Kommunikationseinrichtung den Zwischenspeicher MEM mit der zu sendenden Information beschreibt. Danach wird die Frequenz des Taktes CLK in einem Zeitabschnitt R des Sendeprotokolls reduziert. Die erforder- liehe Taktreduktion kann für einen bestimmten erforderlichen Unterdrückungsgrad empirisch ermittelt werden. Nach dem Zeitabschnitt R folgt ein Zeitabschnitt ADRF, in dem die Adresse des Empfängers gesendet wird. Etwas zeitversetzt wird im Empfangsprotokoll EP in einem Zeitabschnitt ADRE diese Adresse empfangen.Clock signal CLK, which is reduced in its clock frequency compared to regular operation if the high-frequency part is active. The baseband part BB, which in turn exchanges data DAT1 with the buffer MEM, is clocked with the clock signal CLK. The buffer stores information that cannot be processed in step-by-step fashion by the baseband part BB at a reduced clock frequency. FIG. 2 shows a transmission protocol SP and a reception protocol EF in a time correlation to illustrate the method according to the invention. In the transmission protocol SP there is first a time period BBS in which the baseband part of the communication device describes the buffer MEM with the information to be transmitted. The frequency of the clock CLK is then reduced in a time period R of the transmission protocol. The required clock reduction can be determined empirically for a certain required degree of suppression. After the time period R there follows a time period ADRF in which the address of the recipient is sent. This address is received somewhat delayed in the reception protocol EP in a time segment ADRE.
Die Kodierung der Adresse wird hierbei so vorgenommen, daß sie vom Empfänger dekodiert werden kann, auch wenn das Basisbandteil BB noch nicht im Takt reduziert ist. Dies kann bei- spielsweise durch eine redundante Kodierung der Adresse geschehen.The coding of the address is carried out in such a way that it can be decoded by the receiver, even if the baseband part BB has not yet been reduced in time. This can be done, for example, by redundant coding of the address.
Eine weitere Möglichkeit besteht darin, daß der Empfänger in der Kommunikationseinrichtung in bestimmten Zeitabständen selbsttätig immer wieder einen Empfang bei reduzierter Taktfrequenz ermöglicht, um eine übertragene Adresse sicher zu erkennen.Another possibility is that the receiver in the communication device automatically and repeatedly enables reception at a reduced clock frequency at certain time intervals in order to reliably recognize a transmitted address.
Nach dem Senden der Adresse ADRF folgt im Sendeprotokoll SP ein Pausenabschnitt P, währenddessen im Empfangsprotokoll EP während eines Zeitabschnittes R im Empfänger die Frequenz des Taktsignals CLK reduziert wird. Danach werden im Sendeprotokoll SP, während eines Zeitabschnitts DATF, Daten gesendet und zeitversetzt im Empfangsprotokoll EP, während eines Zeit- abschnittes DATE, empfangen. Die Länge des Datentransfers hängt dabei von der Größe des Zwischenspeichers MEM ab. Nachdem der Zeitabschnitt DATF beendet ist bzw. das Datenpaket per Funk übertragen wurde, folgt im Sendeprotokoll SP ein Zeitabschnitt E und im Empfangsprotokoll EP ebenfalls ein Zeitabschnitt E für die Erhöhung der Frequenz des Taktsignals CLK. Im Sendeprotokoll SP folgt schließlich wieder ein Teil- abschnitt BBS zum Nachladen des Zwischenspeichers MEM und das Sendeprotokoll beginnt von neuem. Im Empfangsprotokoll EP wird nach dem Zeitabschnitt E im Empfänger während eines Zeitabschnitts BBV eine Verarbeitung der empfangenen Daten durchgeführt und das Empfangsprotokoll beginnt ebenfalls von neuem.After the address ADRF has been sent, there is a pause section P in the transmission protocol SP, during which the frequency of the clock signal CLK is reduced in the receiver protocol EP during a period R in the receiver. Thereafter, data are transmitted in the transmission protocol SP during a time period DATF and received with a time delay in the reception protocol EP during a time period DATE. The length of the data transfer depends on the size of the buffer MEM. After the time period DATF has ended or the data packet was transmitted by radio, a time segment E follows in the transmission protocol SP and also a time segment E in the reception protocol EP for increasing the frequency of the clock signal CLK. Finally, a sub-section BBS for reloading the buffer MEM follows in the transmission protocol SP and the transmission protocol begins again. In the reception protocol EP, after the period E in the receiver, the received data is processed during a period BBV and the reception protocol also begins anew.
Vorteilhafterweise werden alle Logikschaltungen des Basisbandteils synchron getaktet, so daß eine Reduktion der Frequenz einfach und sicher realisierbar ist. Ferner sind alle Logikschaltungen des Basisbandteils vollständig statisch ausgelegt, da eine dynamische Logik sonst, bei reduzierter Taktfrequenz, eventuell eine zu geringe Informationsicherheit aufweist. Advantageously, all logic circuits of the baseband section are clocked synchronously, so that a reduction in frequency can be implemented simply and reliably. Furthermore, all logic circuits of the baseband section are designed to be completely static, since otherwise a dynamic logic, with a reduced clock frequency, may have insufficient information security.

Claims

Patentansprüche claims
1. Verfahren zur Unterdrückung der elektromagnetischen Interferenz zwischen einem Basisbandteil (BB) und einem Hochfre- quenzteil (HF) einer monolithisch integrierten Kommunikationseinrichtung (CHIP) , bei der während des Sende- oder E p- fangsbetriebes des Hochfrequenzteils ein Taktsignal (CLK) für das Basisbandteil in der Frequenz reduziert wird.1. A method for suppressing the electromagnetic interference between a baseband part (BB) and a high-frequency part (HF) of a monolithically integrated communication device (CHIP), in which a clock signal (CLK) for the Baseband part in the frequency is reduced.
2. Verfahren nach Anspruch 1, bei dem zunächst in einem ersten Schritt (BBS) beim Sender (SP) ein Zwischenspeicher (MEM) vom Basisband beschrieben wird, bei dem in einem zweiten Schritt (R) beim Sender die Frequenz des Taktsignals (CLK) reduziert wird, bei dem in einem dritten Schritt das Hochfrequenzteil beim Sender zunächst die Empfangsadresse sendet (ADRF) , dann eine Pause (P) für eine Reduktion (R) der Frequenz des Taktsignals im Empfänger (EP) eingelegt wird und darauf ein Datentransfer (DATF, DATE) vom Sender zum Empfänger erfolgt, bei dem in einem vierten Schritt, nach dem Datentransfer, im Sender zum Nachladen des Zwischenspeichers und im Empfänger zum Verarbeiten (BBV) der empfangenen Daten im Basisbandteil die Frequenz des Taktsignals sowohl im Sender als auch im Empfänger wieder auf den ursprünglichen Wert erhöht wird.2. The method according to claim 1, in which, in a first step (BBS) at the transmitter (SP), a buffer (MEM) is described from the baseband, in which in a second step (R) at the transmitter, the frequency of the clock signal (CLK) is reduced, in which in a third step the high-frequency part at the transmitter first sends the receiving address (ADRF), then a pause (P) for a reduction (R) in the frequency of the clock signal in the receiver (EP) and then a data transfer (DATF , DATE) from the transmitter to the receiver, in a fourth step, after the data transfer, in the transmitter for reloading the buffer and in the receiver for processing (BBV) the received data in the baseband part, the frequency of the clock signal both in the transmitter and in the receiver is increased back to the original value.
3. Verfahren nach Anspruch 1 oder 2, bei dem die Kommunikationseinrichtung in bestimmten Abständen selbstständig auf Empfangsbetrieb mit einer reduzierten Fre- quenz des Taktsignals (CLK) schaltet.3. The method according to claim 1 or 2, in which the communication device automatically switches to receiving operation at a reduced frequency with a reduced frequency of the clock signal (CLK).
4. Vorrichtung zur Unterdrückung der elektromagnetischen Interferenz zwischen einem Basisbandteil (BB) und einem Hochfrequenzteil (HF) einer monolithisch integrierten Kommunika- tionseinrichtung (CHIP) , bei der ein Taktgenerator (CLKGEN) vorhanden ist, der, abhängig von einem Aktiv-Signal (HFACT) des Hochfrequenzteils, ein Taktsignal (CLK) mit entweder einer reduzierten oder einer regulären Taktfrequenz für das Basisband (BB) liefert und bei der ein Zwischenspeicher (MEM) vorhanden ist, der während der reduzierten Frequenz des Taktsignals Daten (DATl) des Basisbandteils aufnimmt.4. Device for suppressing the electromagnetic interference between a baseband part (BB) and a high-frequency part (HF) of a monolithically integrated communication device (CHIP), in which a clock generator (CLKGEN) is present, which, depending on an active signal (HFACT ) of the high-frequency part Delivers clock signal (CLK) with either a reduced or a regular clock frequency for the baseband (BB) and in which an intermediate memory (MEM) is present, which records data (DAT1) of the baseband part during the reduced frequency of the clock signal.
5. Vorrichtung nach Anspruch 4, bei der alle Logikschaltungen des Basisbandteils synchron mit dem Taktsignal (CLK) des Taktgenerators getaktet sind.5. The device according to claim 4, wherein all logic circuits of the baseband part are clocked synchronously with the clock signal (CLK) of the clock generator.
6. Vorrichtung nach Anspruch 4 oder 5, bei der alle Logikschaltungen des Basisbandteils statisch ausgelegt sind. 6. The device according to claim 4 or 5, wherein all logic circuits of the baseband part are designed statically.
PCT/DE1999/003695 1998-11-20 1999-11-19 Method and device for suppressing electromagnetic interference between a base-band part and a high-frequency part of a monolithically integrated communication device WO2000031905A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19853663 1998-11-20
DE19853663.1 1998-11-20

Publications (1)

Publication Number Publication Date
WO2000031905A1 true WO2000031905A1 (en) 2000-06-02

Family

ID=7888502

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE1999/003695 WO2000031905A1 (en) 1998-11-20 1999-11-19 Method and device for suppressing electromagnetic interference between a base-band part and a high-frequency part of a monolithically integrated communication device

Country Status (1)

Country Link
WO (1) WO2000031905A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1569056A2 (en) * 2004-02-27 2005-08-31 Endress + Hauser GmbH + Co. KG Field device operating method in automation technology

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0447302A1 (en) * 1990-03-16 1991-09-18 Matra Communication Time-multiplexed radio communication device
GB2311192A (en) * 1996-03-13 1997-09-17 Nec Corp Data Transmitter/Receiver

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0447302A1 (en) * 1990-03-16 1991-09-18 Matra Communication Time-multiplexed radio communication device
GB2311192A (en) * 1996-03-13 1997-09-17 Nec Corp Data Transmitter/Receiver

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1569056A2 (en) * 2004-02-27 2005-08-31 Endress + Hauser GmbH + Co. KG Field device operating method in automation technology
EP1569056A3 (en) * 2004-02-27 2010-01-27 Endress + Hauser GmbH + Co. KG Field device operating method in automation technology

Similar Documents

Publication Publication Date Title
DE69635295T2 (en) Line driver with pulse shaper
EP0850547B1 (en) Process for transmitting data packets from mobile stations to base stations in mobile radio systems operated on the time multiplex system
DE4344913A1 (en) Device and method for the simultaneous transmission of control information with voice and data information via a line of a telephone switching network
DE10243197B4 (en) Digital signal transmission method
DE19747367C2 (en) Method and arrangement for the transmission of data via a radio interface in a radio communication system
EP2524442A1 (en) Method and apparatus for wire-free transmission of data packets
DE2351013B2 (en) MESSAGE TRANSMISSION SYSTEM
DE10221424B4 (en) Transmitting and receiving arrangement with channel-oriented connection
WO2000031905A1 (en) Method and device for suppressing electromagnetic interference between a base-band part and a high-frequency part of a monolithically integrated communication device
DE2338846A1 (en) DUPLEX VOICE TRANSMISSION SYSTEM
DE4126850B4 (en) Circuit arrangement for adapting data bus controllers to a balanced bus line
DE102019200958A1 (en) Wireless communication terminal and communication control method
DE10311701B4 (en) Transmitting and receiving arrangement for radios with baseband component, high-frequency component and an interface arranged therebetween
DE10301303B4 (en) Device for processing signals in a mobile station
DE3140960C2 (en)
EP1671429B1 (en) Ultra-wide band communication system for extremely high transfer rates
DE112005003225B4 (en) Test device for use in a test system for checking transmission processes within a mobile radio network and method for operating such a test device
DE102004008920B4 (en) Transceiver arrangement for TD-SCDMA mobile devices and TD-SCDMA mobile device and corresponding transmission method
DE3225443C2 (en) Device for two-way wireless transmission of voice
DE60223064T2 (en) METHOD OF MANAGING RECEIVING MEANS OF A TRANSPONDER DESIGNED FOR COMMUNICATION OVER RELATIVELY LONG DISTANCES
DE2600635C2 (en) Method for encrypting an analog signal and transmission device in which this method is used
DE3035759C2 (en)
EP3022878B1 (en) Method and device for sending data, and method and device for sending an identification signal
DE102007059554A1 (en) Method for determining the clock rate of a data signal received from a subscriber of a communication system, active star coupler for carrying out the method and communication system with such an active star coupler
EP0842483A1 (en) Process for controlling the access of a data station to mobile data carriers

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase