WO2000022553A3 - Method and apparatus for managing the configuration and functionality of a semiconductor design - Google Patents
Method and apparatus for managing the configuration and functionality of a semiconductor design Download PDFInfo
- Publication number
- WO2000022553A3 WO2000022553A3 PCT/IB1999/002030 IB9902030W WO0022553A3 WO 2000022553 A3 WO2000022553 A3 WO 2000022553A3 IB 9902030 W IB9902030 W IB 9902030W WO 0022553 A3 WO0022553 A3 WO 0022553A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- design
- hdl
- managing
- functionality
- configuration
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IL14234299A IL142342A (en) | 1998-10-14 | 1999-10-14 | Method and apparatus for managing the configuration and functionality of a semiconductor design |
EP99958445A EP1121656A2 (en) | 1998-10-14 | 1999-10-14 | Method and apparatus for managing the configuration and functionality of a semiconductor design |
AU15811/00A AU1581100A (en) | 1998-10-14 | 1999-10-14 | Method and apparatus for managing the configuration and functionality of a semiconductor design |
KR1020017004710A KR20010104622A (en) | 1998-10-14 | 1999-10-14 | Method and Apparatus for managing the configuration and functionality of a semiconductor design |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10427198P | 1998-10-14 | 1998-10-14 | |
US60/104,271 | 1998-10-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000022553A2 WO2000022553A2 (en) | 2000-04-20 |
WO2000022553A3 true WO2000022553A3 (en) | 2000-08-10 |
Family
ID=22299556
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB1999/002030 WO2000022553A2 (en) | 1998-10-14 | 1999-10-14 | Method and apparatus for managing the configuration and functionality of a semiconductor design |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1121656A2 (en) |
KR (1) | KR20010104622A (en) |
AU (1) | AU1581100A (en) |
IL (1) | IL142342A (en) |
WO (1) | WO2000022553A2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7325221B1 (en) * | 2000-08-08 | 2008-01-29 | Sonics, Incorporated | Logic system with configurable interface |
JP2002230065A (en) | 2001-02-02 | 2002-08-16 | Toshiba Corp | System lsi developing device and method |
US7475000B2 (en) | 2002-04-25 | 2009-01-06 | Arc International, Plc | Apparatus and method for managing integrated circuit designs |
US20050049843A1 (en) * | 2003-08-29 | 2005-03-03 | Lee Hewitt | Computerized extension apparatus and methods |
DE102004044963A1 (en) * | 2004-09-16 | 2006-04-06 | Tatung Co., Ltd. | Agreement method for duplication use of hardware module on system-on-chip, involves calling related software function to output response data as execution result of hardware module, based on parameter requirement of hardware module |
US8156457B2 (en) | 2009-09-24 | 2012-04-10 | Synopsys, Inc. | Concurrent simulation of hardware designs with behavioral characteristics |
KR101635610B1 (en) * | 2015-05-15 | 2016-07-05 | 주식회사 휴윈 | Apparatus and method for analysis of pcb em and circuits |
US10678975B2 (en) * | 2017-11-07 | 2020-06-09 | Amazon Tecnnologies, Inc. | Code module selection for device design |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997013209A1 (en) * | 1995-10-03 | 1997-04-10 | Telefonaktiebolaget L M Ericsson (Publ) | Method of producing a digital signal processor |
US5812416A (en) * | 1996-07-18 | 1998-09-22 | Lsi Logic Corporation | Integrated circuit design decomposition |
-
1999
- 1999-10-14 IL IL14234299A patent/IL142342A/en not_active IP Right Cessation
- 1999-10-14 AU AU15811/00A patent/AU1581100A/en not_active Abandoned
- 1999-10-14 EP EP99958445A patent/EP1121656A2/en not_active Ceased
- 1999-10-14 KR KR1020017004710A patent/KR20010104622A/en not_active Application Discontinuation
- 1999-10-14 WO PCT/IB1999/002030 patent/WO2000022553A2/en not_active Application Discontinuation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997013209A1 (en) * | 1995-10-03 | 1997-04-10 | Telefonaktiebolaget L M Ericsson (Publ) | Method of producing a digital signal processor |
US5812416A (en) * | 1996-07-18 | 1998-09-22 | Lsi Logic Corporation | Integrated circuit design decomposition |
Non-Patent Citations (3)
Title |
---|
BEREKOVIC M ET AL: "A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs", 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS 98. DESIGN AND IMPLEMENTATION (CAT. NO.98TH8374), 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS 98. DESIGN AND IMPLEMENTATION, CAMBRIDGE, MA, USA, 8-10 OCT. 1998, 1998, New York, NY, USA, IEEE, USA, pages 561 - 568, XP002137267, ISBN: 0-7803-4997-0 * |
ELMS A: "Tuning a customisable RISC core for DSP", ELECTRONIC PRODUCT DESIGN, SEPT. 1997, IML TECHPRESS, UK, vol. 18, no. 9, pages 19 - 20, 22, XP000909039, ISSN: 0263-1474 * |
JIN-HYUK YANG ET AL: "MetaCore: a configurable & instruction-level extensible DSP core", PROCEEDINGS OF THE ASP-DAC '98 ASIAN AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 (CAT. NO.98EX121), PROCEEDINGS OF 1998 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, YOKOHAMA, JAPAN, 10-13 FEB. 1998, 1998, New York, NY, USA, IEEE, USA, pages 325 - 326, XP002137268, ISBN: 0-7803-4425-1 * |
Also Published As
Publication number | Publication date |
---|---|
KR20010104622A (en) | 2001-11-26 |
EP1121656A2 (en) | 2001-08-08 |
WO2000022553A2 (en) | 2000-04-20 |
IL142342A (en) | 2005-12-18 |
AU1581100A (en) | 2000-05-01 |
IL142342A0 (en) | 2002-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005022338A3 (en) | Improved computerized extension apparatus and methods | |
TW200617703A (en) | Dynamically reconfigurable processor | |
GB2357876A (en) | Emulation of an instruction set on an instruction set architecture transition | |
TW200523524A (en) | Eigen decomposition based OPC model | |
WO2002097681A3 (en) | Simulation system and method | |
ATE478459T1 (en) | CONFIGURATION OF A PART OF AN ELECTRICAL ENERGY DISTRIBUTION NETWORK | |
TW200632708A (en) | System for designing integrated circuits with enhanced manufacturability | |
WO2005006119A3 (en) | An extensible type system for representing and checking consistency of program components during the process of compilation | |
WO2001061576A3 (en) | Automated processor generation system for designing a configurable processor and method for the same | |
WO2004068406A3 (en) | A method and system for image processing and contour assessment | |
WO2000022553A3 (en) | Method and apparatus for managing the configuration and functionality of a semiconductor design | |
ATE437393T1 (en) | METHOD AND DEVICE FOR PROVIDING A DECOUPLED POWER MANAGEMENT STATE | |
SE9600854D0 (en) | Production of signal processors using behavioral models | |
WO2000049754A3 (en) | Method and device for generating a data stream and method and device for playing back a data stream | |
WO2002029984A3 (en) | Generation and execution of custom requests for quote | |
WO2004070553A3 (en) | A system and method for facilitating cardiac intervention | |
WO1995005626A3 (en) | A method for simulating distributed effects within a device such as a power semiconductor device | |
WO2002008966A3 (en) | Method and system for verifying modules destined for generating circuits | |
ATE542577T1 (en) | CONTROL OF MULTIPLE DEVICES | |
DE69907714D1 (en) | COMPONENT-BASED SOURCE CODE GENERATOR METHOD | |
Hazra et al. | Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent | |
HK1041732A1 (en) | Extending the attributes of an application generated using a fourth generation programming tool | |
WO2006059775A3 (en) | Dynamically reconfigurable processor | |
WO2002063473A1 (en) | Method for developing data processing system and evaluation board | |
EP0864992A3 (en) | Method, apparatus and computer program product for simulating diffusion of impurities in a semiconductor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2000 15811 Country of ref document: AU Kind code of ref document: A |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 142342 Country of ref document: IL |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1999958445 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: IN/PCT/2001/420/KOL Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020017004710 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1999958445 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1020017004710 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 170671 Country of ref document: IL |
|
WWR | Wipo information: refused in national office |
Ref document number: 1999958445 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1999958445 Country of ref document: EP |