WO2000017912A3 - A prototyping system and a method for operating the same - Google Patents

A prototyping system and a method for operating the same Download PDF

Info

Publication number
WO2000017912A3
WO2000017912A3 PCT/KR1999/000571 KR9900571W WO0017912A3 WO 2000017912 A3 WO2000017912 A3 WO 2000017912A3 KR 9900571 W KR9900571 W KR 9900571W WO 0017912 A3 WO0017912 A3 WO 0017912A3
Authority
WO
WIPO (PCT)
Prior art keywords
prototyping
rfpds
engine
designed circuit
server computer
Prior art date
Application number
PCT/KR1999/000571
Other languages
French (fr)
Other versions
WO2000017912A2 (en
Original Assignee
Yang Sei Yang
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yang Sei Yang filed Critical Yang Sei Yang
Priority to EP99944913A priority Critical patent/EP1055254A2/en
Publication of WO2000017912A2 publication Critical patent/WO2000017912A2/en
Publication of WO2000017912A3 publication Critical patent/WO2000017912A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The present invention provides a prototyping system which is capable of the verification of a designed circuit by using various IPs in verifying the designed circuit with ease, which prototyping system includes a prototyping engine, a server computer, and an interface module. The prototyping engine has many component devices, for example, RFPDs and communication ports connecting the RFPDs to one another, and each of the communication ports has an additional circuit for R-communication which is to transmit signal values among the RFPDs. The server computer partitions the designed circuit to be verified with partial circuits by executing a prototyping system sofware, allocates the partitioned partial circuits to the respective components devices including RFPDs of the engine, and produces a programming pattern for some of the partial circuits of the designed circuit to be verified. The interface module is in charge of interfacing between the server computer and the prototyping engine.
PCT/KR1999/000571 1998-09-19 1999-09-20 A prototyping system and a method for operating the same WO2000017912A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP99944913A EP1055254A2 (en) 1998-09-19 1999-09-20 A prototyping system and a method for operating the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1998/38834 1998-09-19
KR1019980038834A KR20000020291A (en) 1998-09-19 1998-09-19 System prototyping apparatus and operation method thereof

Publications (2)

Publication Number Publication Date
WO2000017912A2 WO2000017912A2 (en) 2000-03-30
WO2000017912A3 true WO2000017912A3 (en) 2000-07-20

Family

ID=19551194

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR1999/000571 WO2000017912A2 (en) 1998-09-19 1999-09-20 A prototyping system and a method for operating the same

Country Status (3)

Country Link
EP (1) EP1055254A2 (en)
KR (1) KR20000020291A (en)
WO (1) WO2000017912A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010006983A (en) * 1999-06-26 2001-01-26 양세양 Rapid Prototyping Apparatus and Its Input/Output Probing Method, and Mixed Verification Method Using the Same
WO2001093001A2 (en) * 2000-05-28 2001-12-06 Aptix Corporation Network-based circuit prototyping using a secure server
WO2002001354A1 (en) * 2000-06-26 2002-01-03 Yang Sei Yang Rapid input/output probing apparatus and input/output probing method using the same, and mixed emulation/simulation method based on it

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0372833A2 (en) * 1988-12-02 1990-06-13 Quickturn Systems Inc Apparatus for emulation of electronic hardware system
EP0405765A2 (en) * 1989-06-05 1991-01-02 Kawasaki Steel Corporation Configurable electronic circuit board, adapter therefor , and designing method of electronic circuit using the same board
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
EP0372833A2 (en) * 1988-12-02 1990-06-13 Quickturn Systems Inc Apparatus for emulation of electronic hardware system
EP0405765A2 (en) * 1989-06-05 1991-01-02 Kawasaki Steel Corporation Configurable electronic circuit board, adapter therefor , and designing method of electronic circuit using the same board

Also Published As

Publication number Publication date
KR20000020291A (en) 2000-04-15
EP1055254A2 (en) 2000-11-29
WO2000017912A2 (en) 2000-03-30

Similar Documents

Publication Publication Date Title
US8966443B2 (en) Method of bypassing an AUTOSAR software component of an AUTOSAR software system
WO2004104904A3 (en) Multi-user server system and method for simulation
WO2001086389A3 (en) Software-defined communications system execution control
CN108255776A (en) A kind of I3C main equipments, master-slave system and the communication means of compatible APB buses
CN115248998B (en) SoC chip distributed simulation verification platform and method
CN109960851B (en) Data transmission method based on different voltage domains and handshake protocol circuit
WO2000017912A3 (en) A prototyping system and a method for operating the same
CA2135968C (en) Digital bus simulator integrated in a system for automatically testing electronic packages embarked on an aircraft
US6526465B1 (en) PCI and compactpci integration
CN107729277B (en) Multifunctional multiplexing high-speed signal co-lay wiring structure and wiring method
WO2004019170A3 (en) Method for interpreting design data
KR100426304B1 (en) Smart card emulator and emulation method thereof
EP3803606B1 (en) System on chip firewall memory architecture
JPS6227409B2 (en)
WO2006124129A3 (en) Method for authentication of electronic components
WO2001055938A3 (en) Market engines having extendable component architecture
CN209842384U (en) Reinforced CAN and exchange card
Meftali et al. Automatic generation of geographically distributed, SystemC simulation models for IP/SoC design
US7868653B2 (en) Clock supply apparatus and clock supply method
KR101106059B1 (en) Fpga verification methodology system in the distributed simulation and emulator environment
WO2004062188A3 (en) Generic communication server engine
RU2689385C1 (en) Electronic circuit
CN111625485A (en) Method for designing program downloader and program downloader system
Phatak et al. Virtual Multi-ECU High Fidelity Automotive System Simulation
Yan et al. Design of a Testing Tool Based on Fault Injection for Functional Safety

Legal Events

Date Code Title Description
AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1999944913

Country of ref document: EP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1999944913

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999944913

Country of ref document: EP