WO1999053439A3 - Mesh connected computer - Google Patents

Mesh connected computer Download PDF

Info

Publication number
WO1999053439A3
WO1999053439A3 PCT/US1999/007002 US9907002W WO9953439A3 WO 1999053439 A3 WO1999053439 A3 WO 1999053439A3 US 9907002 W US9907002 W US 9907002W WO 9953439 A3 WO9953439 A3 WO 9953439A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
processing
instruction
processing element
controller
Prior art date
Application number
PCT/US1999/007002
Other languages
French (fr)
Other versions
WO1999053439A2 (en
Inventor
Andrew P Abercrombie
David A Duncan
Woodrow L Meeker
Ronald W Schoomaker
Dyke-Lewis Michele D Van
Original Assignee
Lockheed Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lockheed Corp filed Critical Lockheed Corp
Priority to AU36366/99A priority Critical patent/AU3636699A/en
Priority to EP99918447A priority patent/EP1068592A2/en
Publication of WO1999053439A2 publication Critical patent/WO1999053439A2/en
Publication of WO1999053439A3 publication Critical patent/WO1999053439A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Image Processing (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

An apparatus for processing data has a Single-Instruction-Multiple-Data (SIMD) architecture, and a number of features that improve performance and programmability. The apparatus includes a rectangular array of processing elements and a controller. In one aspect, each of the processing elements includes one or more addressable storage means and other elements arranged in a pipelined architecture. The controller includes means for receiving a high level instruction, and converting each instruction into a sequence of one or more processing element microinstructions for simultaneously controlling each stage of the processing element pipeline. In doing so, the controller detects and resolves a number of resource conflicts, and automatically generates instructions for registering image operands that are skewed with respect to one another in the processing element array. In another aspect, a programmer references images via pointers to image descriptors that include the actual addresses of various bits of multi-bit data. Other features facilitate and speed up the movement of data into and out of the apparatus. 'Hit' detection and histogram logic are also included.
PCT/US1999/007002 1998-04-09 1999-04-09 Mesh connected computer WO1999053439A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU36366/99A AU3636699A (en) 1998-04-09 1999-04-09 Mesh connected computer
EP99918447A EP1068592A2 (en) 1998-04-09 1999-04-09 Mesh connected computer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/057,481 1998-04-09
US09/057,481 US6212628B1 (en) 1998-04-09 1998-04-09 Mesh connected computer

Publications (2)

Publication Number Publication Date
WO1999053439A2 WO1999053439A2 (en) 1999-10-21
WO1999053439A3 true WO1999053439A3 (en) 2000-03-30

Family

ID=22010828

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/007002 WO1999053439A2 (en) 1998-04-09 1999-04-09 Mesh connected computer

Country Status (6)

Country Link
US (2) US6212628B1 (en)
EP (1) EP1068592A2 (en)
AU (1) AU3636699A (en)
CO (1) CO4880829A1 (en)
TW (1) TW428152B (en)
WO (1) WO1999053439A2 (en)

Families Citing this family (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6480913B1 (en) * 1998-07-17 2002-11-12 3Dlabs Inc. Led. Data sequencer with MUX select input for converting input data stream and to specific output data stream using two exclusive-or logic gates and counter
US7096318B2 (en) * 2000-11-21 2006-08-22 Aspex Technology Limited Content-addressable (associative) memory devices
JP2003140886A (en) * 2001-10-31 2003-05-16 Seiko Epson Corp Instruction set and compiler
US6901421B2 (en) 2002-03-25 2005-05-31 The Boeing Company System, method and computer program product for signal processing of array data
US6944747B2 (en) * 2002-12-09 2005-09-13 Gemtech Systems, Llc Apparatus and method for matrix data processing
GB2399899B (en) 2003-03-27 2005-06-22 Micron Technology Inc Active memory command engine and method
US9015390B2 (en) * 2003-04-25 2015-04-21 Micron Technology, Inc. Active memory data compression system and method
US20040252547A1 (en) * 2003-06-06 2004-12-16 Chengpu Wang Concurrent Processing Memory
US7139900B2 (en) 2003-06-23 2006-11-21 Intel Corporation Data packet arithmetic logic devices and methods
US7728840B2 (en) * 2003-09-04 2010-06-01 Texas Instruments Incorporated Sliding data buffering for image processing
DE10344285A1 (en) * 2003-09-24 2005-05-12 Infineon Technologies Ag A processor assembly, fabric structure, surface trim structure, and method of routing electrical power between a plurality of processor elements located adjacent to each other
US7058540B2 (en) * 2003-12-15 2006-06-06 Agilent Technologies, Inc. Method and system for accelerating power complementary cumulative distribution function measurements
FR2865290A1 (en) * 2004-01-21 2005-07-22 Thomson Licensing Sa METHOD FOR MANAGING DATA IN A MATRIX PROCESSOR AND MATRIX PROCESSOR EMPLOYING THE METHOD
KR20070039490A (en) * 2004-05-03 2007-04-12 실리콘 옵틱스 인코포레이션 A bit serial processing element for a simd array processor
US7382734B2 (en) * 2004-05-20 2008-06-03 Hewlett-Packard Development Company, L.P. Directing a path verification request along a specific path to a mesh network switch to test operability of the specific path
US7609705B2 (en) * 2004-05-20 2009-10-27 Hewlett-Packard Development Company, L.P. Determination of a plurality of paths before selection of one path of the plurality of paths for transmission of one or more packets
US20060095732A1 (en) * 2004-08-30 2006-05-04 Tran Thang M Processes, circuits, devices, and systems for scoreboard and other processor improvements
US7490197B2 (en) 2004-10-21 2009-02-10 Microsoft Corporation Using external memory devices to improve system performance
US20060161582A1 (en) * 2005-01-18 2006-07-20 Microsoft Corporation Application object as primitive of operating system
JP4388903B2 (en) * 2005-02-09 2009-12-24 富士通マイクロエレクトロニクス株式会社 JTAG test method
US7512718B2 (en) * 2005-04-20 2009-03-31 Lawrence J. Dickson Reconfigurable computing array without chassis
US20060256878A1 (en) * 2005-05-13 2006-11-16 Andre Szczepanek Out of Order Message Completion Management
DE102005052005B4 (en) * 2005-10-31 2007-10-18 Infineon Technologies Ag Processor arrangement
US20070104187A1 (en) * 2005-11-10 2007-05-10 Broadcom Corporation Cache-based free address pool
US7873953B1 (en) * 2006-01-20 2011-01-18 Altera Corporation High-level language code sequence optimization for implementing programmable chip designs
US8813021B1 (en) 2006-02-16 2014-08-19 Cypress Semiconductor Corporation Global resource conflict management for an embedded application design
US7904615B2 (en) * 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
JP2007233878A (en) * 2006-03-03 2007-09-13 Nec Corp Information processor
US7869452B1 (en) 2007-07-19 2011-01-11 Xilinx, Inc. Dataflow FIFO communication buffer using highly-multiported memories
US8255708B1 (en) 2007-08-10 2012-08-28 Marvell International Ltd. Apparatuses and methods for power saving in USB devices
US9171344B2 (en) 2007-10-30 2015-10-27 Onemednet Corporation Methods, systems, and devices for managing medical images and records
US8065166B2 (en) * 2007-10-30 2011-11-22 Onemednet Corporation Methods, systems, and devices for managing medical images and records
US8327101B2 (en) * 2008-02-01 2012-12-04 International Business Machines Corporation Cache management during asynchronous memory move operations
US8095758B2 (en) * 2008-02-01 2012-01-10 International Business Machines Corporation Fully asynchronous memory mover
US8275963B2 (en) * 2008-02-01 2012-09-25 International Business Machines Corporation Asynchronous memory move across physical nodes with dual-sided communication
US7930504B2 (en) 2008-02-01 2011-04-19 International Business Machines Corporation Handling of address conflicts during asynchronous memory move operations
US8245004B2 (en) * 2008-02-01 2012-08-14 International Business Machines Corporation Mechanisms for communicating with an asynchronous memory mover to perform AMM operations
US8015380B2 (en) * 2008-02-01 2011-09-06 International Business Machines Corporation Launching multiple concurrent memory moves via a fully asynchronoous memory mover
US8356151B2 (en) * 2008-02-01 2013-01-15 International Business Machines Corporation Reporting of partially performed memory move
US8255886B2 (en) * 2008-06-30 2012-08-28 Intel Corporation Methods and apparatus for analyzing SIMD code
US7684278B1 (en) * 2008-08-26 2010-03-23 Xilinx, Inc. Method and apparatus for implementing FIFOs using time-multiplexed memory in an integrated circuit
US9032151B2 (en) 2008-09-15 2015-05-12 Microsoft Technology Licensing, Llc Method and system for ensuring reliability of cache data and metadata subsequent to a reboot
US7953774B2 (en) 2008-09-19 2011-05-31 Microsoft Corporation Aggregation of write traffic to a data store
US8755515B1 (en) 2008-09-29 2014-06-17 Wai Wu Parallel signal processing system and method
WO2010126797A1 (en) 2009-04-29 2010-11-04 Onemednet Corporation Methods, systems, and devices for managing medical images and records
US8587597B2 (en) * 2009-10-06 2013-11-19 Ricoh Co., Ltd. Page transitions on electronic paper displays
WO2011136796A1 (en) * 2010-04-30 2011-11-03 Hewlett-Packard Development Company, L.P. Management data transfer between processors
US8510270B2 (en) 2010-07-27 2013-08-13 Oracle International Corporation MYSQL database heterogeneous log based replication
US9298878B2 (en) * 2010-07-29 2016-03-29 Oracle International Corporation System and method for real-time transactional data obfuscation
US8935574B2 (en) 2011-12-16 2015-01-13 Advanced Micro Devices, Inc. Correlating traces in a computing system
US8832500B2 (en) 2012-08-10 2014-09-09 Advanced Micro Devices, Inc. Multiple clock domain tracing
US8959398B2 (en) 2012-08-16 2015-02-17 Advanced Micro Devices, Inc. Multiple clock domain debug capability
US9495155B2 (en) * 2013-08-06 2016-11-15 Intel Corporation Methods, apparatus, instructions and logic to provide population count functionality for genome sequencing and alignment
US10332008B2 (en) * 2014-03-17 2019-06-25 Microsoft Technology Licensing, Llc Parallel decision tree processor architecture
US9898292B2 (en) * 2015-02-25 2018-02-20 Mireplica Technology, Llc Hardware instruction generation unit for specialized processors
EP3610612B1 (en) * 2017-04-17 2022-09-28 Cerebras Systems Inc. Dataflow triggered tasks for accelerated deep learning
CN108595459B (en) * 2017-12-30 2022-02-15 北京百度网讯科技有限公司 Relationship index updating method and device and electronic equipment
US11645261B2 (en) 2018-04-27 2023-05-09 Oracle International Corporation System and method for heterogeneous database replication from a remote server
CN111222364B (en) * 2018-11-23 2023-08-18 中移物联网有限公司 Meter reading method and meter reading device
US11429555B2 (en) 2019-02-26 2022-08-30 Apple Inc. Coprocessors with bypass optimization, variable grid architecture, and fused vector operations
KR102569336B1 (en) * 2019-04-04 2023-08-21 캠브리콘 테크놀로지스 코퍼레이션 리미티드 Data processing method and apparatus, and related product
WO2021145803A1 (en) * 2020-01-13 2021-07-22 Telefonaktiebolaget Lm Ericsson (Publ) Programmable controller
US10976709B1 (en) 2020-03-30 2021-04-13 Stmicroelectronics (Research & Development) Limited Latched gray code for ToF applications
US12013809B2 (en) * 2020-09-30 2024-06-18 Beijing Tsingmicro Intelligent Technology Co., Ltd. Computing array and processor having the same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4649470A (en) * 1980-02-11 1987-03-10 Data General Corporation Data processing system
EP0325226A2 (en) * 1988-01-18 1989-07-26 Kabushiki Kaisha Toshiba Information processing apparatus and method
US4897787A (en) * 1986-02-26 1990-01-30 Hitachi, Ltd. Data processing system
EP0428269A2 (en) * 1989-10-13 1991-05-22 Texas Instruments Incorporated Instruction generator architecture for a video signal processor controller
EP0479390A2 (en) * 1990-10-05 1992-04-08 Koninklijke Philips Electronics N.V. Processing device including a memory circuit and a group of functional units
US5606707A (en) * 1994-09-30 1997-02-25 Martin Marietta Corporation Real-time image processor
US5710914A (en) * 1995-12-29 1998-01-20 Atmel Corporation Digital signal processing method and system implementing pipelined read and write operations

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3287709A (en) 1962-10-02 1966-11-22 Avco Corp High speed memory
US3287703A (en) 1962-12-04 1966-11-22 Westinghouse Electric Corp Computer
US3638204A (en) 1969-12-19 1972-01-25 Ibm Semiconductive cell for a storage having a plurality of simultaneously accessible locations
US3815095A (en) 1972-08-29 1974-06-04 Texas Instruments Inc General-purpose array processor
US4187551A (en) 1975-11-21 1980-02-05 Ferranti Limited Apparatus for writing data in unique order into and retrieving same from memory
JPS5352029A (en) 1976-10-22 1978-05-12 Fujitsu Ltd Arithmetic circuit unit
US4215401A (en) 1978-09-28 1980-07-29 Environmental Research Institute Of Michigan Cellular digital array processor
US4309755A (en) 1979-08-22 1982-01-05 Bell Telephone Laboratories, Incorporated Computer input/output arrangement for enabling a simultaneous read/write data transfer
US4314349A (en) 1979-12-31 1982-02-02 Goodyear Aerospace Corporation Processing element for parallel array processors
US4384273A (en) 1981-03-20 1983-05-17 Bell Telephone Laboratories, Incorporated Time warp signal recognition processor for matching signal patterns
US4574394A (en) 1981-06-01 1986-03-04 Environmental Research Institute Of Mi Pipeline processor
US4524455A (en) 1981-06-01 1985-06-18 Environmental Research Inst. Of Michigan Pipeline processor
US4533993A (en) 1981-08-18 1985-08-06 National Research Development Corp. Multiple processing cell digital data processor
EP0081309B1 (en) 1981-12-08 1989-01-04 Unisys Corporation Constant-distance structure polycellular very large scale integrated circuit
US4507726A (en) 1982-01-26 1985-03-26 Hughes Aircraft Company Array processor architecture utilizing modular elemental processors
DE3374462D1 (en) 1982-07-21 1987-12-17 Marconi Avionics Multi-dimensional-access memory system
US4489381A (en) 1982-08-06 1984-12-18 International Business Machines Corporation Hierarchical memories having two ports at each subordinate memory level
US4541115A (en) 1983-02-08 1985-09-10 Pattern Processing Technologies, Inc. Pattern processing system
US4511967A (en) 1983-02-15 1985-04-16 Sperry Corporation Simultaneous load and verify of a device control store from a support processor via a scan loop
US4546428A (en) 1983-03-08 1985-10-08 International Telephone & Telegraph Corporation Associative array with transversal horizontal multiplexers
US4739474A (en) 1983-03-10 1988-04-19 Martin Marietta Corporation Geometric-arithmetic parallel processor
US4635292A (en) 1983-12-19 1987-01-06 Matsushita Electric Industrial Co., Ltd. Image processor
US4573116A (en) 1983-12-20 1986-02-25 Honeywell Information Systems Inc. Multiword data register array having simultaneous read-write capability
GB8401805D0 (en) 1984-01-24 1984-02-29 Int Computers Ltd Data processing apparatus
US4660155A (en) 1984-07-23 1987-04-21 Texas Instruments Incorported Single chip video system with separate clocks for memory controller, CRT controller
JPH0799515B2 (en) 1984-11-05 1995-10-25 ヒユ−ズ・エアクラフト・カンパニ− Instruction flow computer
CA1233260A (en) 1985-03-13 1988-02-23 Chuck H. Ngai High performance parallel vector processor having a modified vector register/element processor configuration
US4739476A (en) 1985-08-01 1988-04-19 General Electric Company Local interconnection scheme for parallel processing architectures
US4720780A (en) 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US4752893A (en) 1985-11-06 1988-06-21 Texas Instruments Incorporated Graphics data processing apparatus having image operations with transparent color having a selectable number of bits
CN1012297B (en) 1985-11-13 1991-04-03 奥尔凯托N·V公司 Array recognization with internal cellular control and processing
US4769779A (en) 1985-12-16 1988-09-06 Texas Instruments Incorporated Systolic complex multiplier
US4773038A (en) 1986-02-24 1988-09-20 Thinking Machines Corporation Method of simulating additional processors in a SIMD parallel processor array
US4933846A (en) 1987-04-24 1990-06-12 Network Systems Corporation Network communications adapter with dual interleaved memory banks servicing multiple processors
US5276819A (en) 1987-05-01 1994-01-04 Hewlett-Packard Company Horizontal computer having register multiconnect for operand address generation during execution of iterations of a loop of program code
US5129060A (en) * 1987-09-14 1992-07-07 Visual Information Technologies, Inc. High speed image processing computer
US5038282A (en) 1988-05-11 1991-08-06 Massachusetts Institute Of Technology Synchronous processor with simultaneous instruction processing and data transfer
JPH0254383A (en) 1988-08-18 1990-02-23 Mitsubishi Electric Corp Array processor
WO1990004235A1 (en) 1988-10-07 1990-04-19 Martin Marietta Corporation Parallel data processor
US5179714A (en) 1988-10-07 1993-01-12 Martin Marietta Corporation Parallel bit serial data processor
WO1992018935A1 (en) 1991-04-09 1992-10-29 Fujitsu Limited Data processor and data processing method
US6073231A (en) * 1993-10-18 2000-06-06 Via-Cyrix, Inc. Pipelined processor with microcontrol of register translation hardware
DE4423559A1 (en) * 1993-11-09 1995-05-11 Hewlett Packard Co Data connection method and apparatus for multiprocessor computer systems with shared memory
JP3247018B2 (en) * 1994-12-06 2002-01-15 富士通株式会社 Address generator
US5832291A (en) * 1995-12-15 1998-11-03 Raytheon Company Data processor with dynamic and selectable interconnections between processor array, external memory and I/O ports
US5987468A (en) * 1997-12-12 1999-11-16 Hitachi America Ltd. Structure and method for efficient parallel high-dimensional similarity join

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4649470A (en) * 1980-02-11 1987-03-10 Data General Corporation Data processing system
US4897787A (en) * 1986-02-26 1990-01-30 Hitachi, Ltd. Data processing system
EP0325226A2 (en) * 1988-01-18 1989-07-26 Kabushiki Kaisha Toshiba Information processing apparatus and method
EP0428269A2 (en) * 1989-10-13 1991-05-22 Texas Instruments Incorporated Instruction generator architecture for a video signal processor controller
EP0479390A2 (en) * 1990-10-05 1992-04-08 Koninklijke Philips Electronics N.V. Processing device including a memory circuit and a group of functional units
US5606707A (en) * 1994-09-30 1997-02-25 Martin Marietta Corporation Real-time image processor
US5710914A (en) * 1995-12-29 1998-01-20 Atmel Corporation Digital signal processing method and system implementing pipelined read and write operations

Also Published As

Publication number Publication date
WO1999053439A2 (en) 1999-10-21
AU3636699A (en) 1999-11-01
TW428152B (en) 2001-04-01
CO4880829A1 (en) 2000-01-31
EP1068592A2 (en) 2001-01-17
US6275920B1 (en) 2001-08-14
US6212628B1 (en) 2001-04-03

Similar Documents

Publication Publication Date Title
WO1999053439A3 (en) Mesh connected computer
WO1999053411A3 (en) Mesh connected computer
US11379229B2 (en) Apparatus and method for adaptable and efficient lane-wise tensor processing
KR0172595B1 (en) Multi-processor with crossbar link of processors and memories and method of operation
JP6930702B2 (en) Processor
US11093250B2 (en) Apparatus and method for gang invariant operation optimizations using dynamic evaluation
US6484255B1 (en) Selective writing of data elements from packed data based upon a mask using predication
US5410649A (en) Imaging computer system and network
US5396634A (en) Method and apparatus for increasing the decoding speed of a microprocessor
US5339447A (en) Ones counting circuit, utilizing a matrix of interconnected half-adders, for counting the number of ones in a binary string of image data
EP0762270B1 (en) Microprocessor with load/store operation to/from multiple registers
EP0735463A3 (en) Computer processor having a register file with reduced read and/or write port bandwidth
EP0789297A3 (en) Data processor and method of processing data
US20020002666A1 (en) Conditional operand selection using mask operations
AU7375298A (en) Data processing system for logically adjacent data samples such as image data in a machine vision system
US20200104139A1 (en) Architecture and method for data parallel single program multiple data (spmd) execution
US20200192676A1 (en) Apparatus and method for a high throughput parallel co-processor and interconnect with low offload latency
CN101739235A (en) Processor device for seamless mixing 32-bit DSP and general RISC CPU
US6898700B2 (en) Efficient saving and restoring state in task switching
TW331613B (en) Database system and method for searching data in the database system.
US10318834B2 (en) Optimized image feature extraction
US6516410B1 (en) Method and apparatus for manipulation of MMX registers for use during computer boot-up procedures
US5930495A (en) Method and system for processing a first instruction in a first processing environment in response to intiating processing of a second instruction in a emulation environment
US6925548B2 (en) Data processor assigning the same operation code to multiple operations
US4972342A (en) Programmable priority branch circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
NENP Non-entry into the national phase

Ref country code: KR

WWE Wipo information: entry into national phase

Ref document number: 1999918447

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1999918447

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 1999918447

Country of ref document: EP