WO1999029071A1 - Partage de ressources - Google Patents

Partage de ressources Download PDF

Info

Publication number
WO1999029071A1
WO1999029071A1 PCT/GB1998/003575 GB9803575W WO9929071A1 WO 1999029071 A1 WO1999029071 A1 WO 1999029071A1 GB 9803575 W GB9803575 W GB 9803575W WO 9929071 A1 WO9929071 A1 WO 9929071A1
Authority
WO
WIPO (PCT)
Prior art keywords
access
ports
buffer memory
transmit
communications
Prior art date
Application number
PCT/GB1998/003575
Other languages
English (en)
Inventor
Ciaran Murphy
Neil Clifford
Jerome Nolan
Mick Gleeson
Original Assignee
3Com Technologies
Butcher, Ian, James
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 3Com Technologies, Butcher, Ian, James filed Critical 3Com Technologies
Priority to GB0011248A priority Critical patent/GB2347331A/en
Publication of WO1999029071A1 publication Critical patent/WO1999029071A1/fr

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/35Switches specially adapted for specific applications
    • H04L49/351Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/103Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory

Definitions

  • a communication device which forms part of the structure of the network has, as mentioned above, a possibly large plurality of ports. There will be a MAC provided for each of these ports to enable proper interfacing on the network.
  • a typical transmit MAC has a front end, via which communications for transmission onto the network are received, and a back end, via which the communications are transmitted to the network. Between the front end and the back end there is typically provided a buffer memory in which the communications are temporarily stored.
  • efficient access to a shared resource such as buffer memory by a number of users is achieved by providing a single access control device which is supplied with parameters appropriate to the user having access to the resource at the relevant time.
  • a single access control device which is supplied with parameters appropriate to the user having access to the resource at the relevant time.
  • appropriate pointers related to the users are supplied to a calculation means during access to the buffer by the various users.
  • each MAC device on chip 10 has associated with it a specific portion of SRAM 40 in which front end portion 20 can store a received communication until back end portion 30 is ready to transmit it to the network.
  • Access to SRAM 40 is controlled by SRAM arbiter 44 and is via multiplexer 42. The control of shared access to a memory resource is well known and will not be described in detail here.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer And Data Communications (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)

Abstract

Selon cette invention, un nombre d'utilisateurs peuvent accéder de manière efficace à une ressource partagée telle qu'une mémoire tampon au moyen d'un dispositif de commande d'accès unique qui est alimenté en paramètres appropriés à l'utilisateur ayant accès à la ressource au moment donné. Notamment, dans un dispositif de communication réseau dans lequel des dispositifs MAC (contrôleurs d'accès au support) ont une mémoire tampon commune, des pointeurs appropriés reliés aux utilisateurs sont fournis à un système de calcul lors de l'accès au tampon par divers utilisateurs.
PCT/GB1998/003575 1997-11-28 1998-11-30 Partage de ressources WO1999029071A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB0011248A GB2347331A (en) 1997-11-28 1998-11-30 Resource sharing

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9725368A GB9725368D0 (en) 1997-11-28 1997-11-28 Resource sharing
GB9725368.6 1997-11-28

Publications (1)

Publication Number Publication Date
WO1999029071A1 true WO1999029071A1 (fr) 1999-06-10

Family

ID=10822906

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1998/003575 WO1999029071A1 (fr) 1997-11-28 1998-11-30 Partage de ressources

Country Status (2)

Country Link
GB (2) GB9725368D0 (fr)
WO (1) WO1999029071A1 (fr)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7664909B2 (en) 2003-04-18 2010-02-16 Nextio, Inc. Method and apparatus for a shared I/O serial ATA controller
US7698483B2 (en) 2003-01-21 2010-04-13 Nextio, Inc. Switching apparatus and method for link initialization in a shared I/O environment
US7706372B2 (en) 2003-01-21 2010-04-27 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
US7782893B2 (en) 2003-01-21 2010-08-24 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
US7917658B2 (en) 2003-01-21 2011-03-29 Emulex Design And Manufacturing Corporation Switching apparatus and method for link initialization in a shared I/O environment
US7953074B2 (en) 2003-01-21 2011-05-31 Emulex Design And Manufacturing Corporation Apparatus and method for port polarity initialization in a shared I/O device
US8032659B2 (en) 2003-01-21 2011-10-04 Nextio Inc. Method and apparatus for a shared I/O network interface controller
US8102843B2 (en) 2003-01-21 2012-01-24 Emulex Design And Manufacturing Corporation Switching apparatus and method for providing shared I/O within a load-store fabric
US8346884B2 (en) 2003-01-21 2013-01-01 Nextio Inc. Method and apparatus for a shared I/O network interface controller

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5633865A (en) * 1995-03-31 1997-05-27 Netvantage Apparatus for selectively transferring data packets between local area networks
WO1997031461A1 (fr) * 1996-02-23 1997-08-28 Zeitnet, Inc. Commutateur numerique grande vitesse pour commutation de paquets et procede correspondant
EP0854608A2 (fr) * 1996-12-30 1998-07-22 Compaq Computer Corporation Commutateur de réseau avec système de mémoire partagé

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5633865A (en) * 1995-03-31 1997-05-27 Netvantage Apparatus for selectively transferring data packets between local area networks
WO1997031461A1 (fr) * 1996-02-23 1997-08-28 Zeitnet, Inc. Commutateur numerique grande vitesse pour commutation de paquets et procede correspondant
EP0854608A2 (fr) * 1996-12-30 1998-07-22 Compaq Computer Corporation Commutateur de réseau avec système de mémoire partagé

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7698483B2 (en) 2003-01-21 2010-04-13 Nextio, Inc. Switching apparatus and method for link initialization in a shared I/O environment
US7706372B2 (en) 2003-01-21 2010-04-27 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
US7782893B2 (en) 2003-01-21 2010-08-24 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
US7917658B2 (en) 2003-01-21 2011-03-29 Emulex Design And Manufacturing Corporation Switching apparatus and method for link initialization in a shared I/O environment
US7953074B2 (en) 2003-01-21 2011-05-31 Emulex Design And Manufacturing Corporation Apparatus and method for port polarity initialization in a shared I/O device
US8032659B2 (en) 2003-01-21 2011-10-04 Nextio Inc. Method and apparatus for a shared I/O network interface controller
US8102843B2 (en) 2003-01-21 2012-01-24 Emulex Design And Manufacturing Corporation Switching apparatus and method for providing shared I/O within a load-store fabric
US8346884B2 (en) 2003-01-21 2013-01-01 Nextio Inc. Method and apparatus for a shared I/O network interface controller
US8913615B2 (en) 2003-01-21 2014-12-16 Mellanox Technologies Ltd. Method and apparatus for a shared I/O network interface controller
US9015350B2 (en) 2003-01-21 2015-04-21 Mellanox Technologies Ltd. Method and apparatus for a shared I/O network interface controller
US9106487B2 (en) 2003-01-21 2015-08-11 Mellanox Technologies Ltd. Method and apparatus for a shared I/O network interface controller
US7664909B2 (en) 2003-04-18 2010-02-16 Nextio, Inc. Method and apparatus for a shared I/O serial ATA controller

Also Published As

Publication number Publication date
GB9725368D0 (en) 1998-01-28
GB0011248D0 (en) 2000-06-28
GB2347331A (en) 2000-08-30

Similar Documents

Publication Publication Date Title
US11640362B2 (en) Procedures for improving efficiency of an interconnect fabric on a system on chip
EP0365731B1 (fr) Méthode et dispositif de transfert de messages entre utilisateurs sources et destinataires à travers une mémoire partagée
EP1086552B1 (fr) Optimisation du transfert de paquets de donnees entre reseaux locaux
US5724348A (en) Efficient hardware/software interface for a data switch
KR910017798A (ko) 동기 링크 인터페이스 및 비동기 호스트 프로세서 인터페이스를 갖는 종합 데이터 링크 제어기
US6061348A (en) Method and apparatus for dynamically allocating bandwidth for a time division multiplexed data bus
EP0531599A1 (fr) Adapteur configurable de gigabit/s-commutateur
US7502375B2 (en) Modular and scalable switch and method for the distribution of fast ethernet data frames
SK62193A3 (en) Packet switch
EP1045558A2 (fr) Système de commutation à division temporelle avec une structure de mémoire large
Singh et al. A programmable network interface for a message-based multicomputer
WO1995011554A1 (fr) Appareil de detection et de correction d'erreurs pour dispositif de reseau a mode de transfert asynchrone
US4707693A (en) Through-traffic priority protocol in a communications system
CN101385296A (zh) 用于总线间信息自动路由的网关
US4907220A (en) Process for the establishment of virtual connections passing through switching matrices of a multi-stage switching system
US5732079A (en) Method and apparatus for skewing the start of transmission on multiple data highways
US5557266A (en) System for cascading data switches in a communication node
US5347514A (en) Processor-based smart packet memory interface
US6816889B1 (en) Assignment of dual port memory banks for a CPU and a host channel adapter in an InfiniBand computing node
WO1999029071A1 (fr) Partage de ressources
US6115374A (en) Method and apparatus for dynamically assigning bandwidth for a time division multiplexing data bus
EP0551789A1 (fr) Dispositif pour retrouver des tampons perdus dans un système de traitement de données
US7218638B2 (en) Switch operation scheduling mechanism with concurrent connection and queue scheduling
US7106693B1 (en) Method and apparatus for pacing the flow of information sent from a device
US4796022A (en) Double transit bus system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): GB JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref country code: GB

Ref document number: 200011248

Kind code of ref document: A

Format of ref document f/p: F

122 Ep: pct application non-entry in european phase