WO1999022496A1 - Stream-line data network - Google Patents
Stream-line data network Download PDFInfo
- Publication number
- WO1999022496A1 WO1999022496A1 PCT/US1998/022744 US9822744W WO9922496A1 WO 1999022496 A1 WO1999022496 A1 WO 1999022496A1 US 9822744 W US9822744 W US 9822744W WO 9922496 A1 WO9922496 A1 WO 9922496A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- module
- data packet
- signal
- stream
- packet signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Switches specially adapted for specific applications
- H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
Definitions
- the present invention generally relates to the field of communication systems and more particularly to the field of computer data network systems.
- LANs local area networks
- CSMA/CD IEEE 802.3
- Ethernet An Ethernet-based LAN usually exhibits a data transfer rate between lOMb/s and lGb/s.
- each end-device within the LAN is connected to a repeater (hub), which receives a data packet having a destination address header and broadcasts the data packet to the remaining end-devices connected to the LAN. Only the end-device having the same address header will process the transmitted data packet and accordingly respond. If two end-devices transmit data packets at the same time to the repeater, a collision will occur, which results in the corruption of the transmitted data packets and the need for both end-devices to retransmit their data packets at a later time.
- each end-device pauses for a randomly generated amount of time before retransmitting its specific data packet to the same repeater.
- Ethernet is very simple to implement, this networking scheme suffers from an inherent problem of exhibiting non-deterministic characteristics. In particular, Ethernet does not provide a predictable means for determining how long it will take for an end-device to transmit a data packet through the network to another end-device. Instead, the data transfer rate for the data packets directly depends upon the number of other active end-devices, which are attached to the network, and the particular arrival time of the data packets at the repeater. The more end- devices, which are transmitting data packets, the more likely that there will be a collision between at least two data packets, thereby requiring each end-device to retransmit its data packets at a later time.
- FIG. 1 illustrates such a conventional Ethernet switch-based system 100.
- a conventional router 110 is used to link each Ethernet switch 120 with the other Ethernet switches 120 in the network 100.
- each Ethernet switch 120 represents a central management scheme for a specific branch of the network system 100.
- Each of these branches of the network system includes a plurality of end-devices 130, which are coupled to a specific Ethernet switch 120. If the end- device 130 must communicate with an end-device 130 on another branch of the network, the data packets must be forwarded via the router 110 to the Ethernet switch 120 that manages the destination end-device 130.
- the Ethernet switch 120 has two primary advantages over other conventional network systems. First, by being able to switch amongst dedicated, private Ethernet connections for each of the end-devices 130, which are connected to the Ethernet switch 120, only data packets destined for a specific end-device 130 are specifically forwarded to that end-device 130. Such a scheme avoids the unnecessary additional bandwidth burdens associated with requiring a repeater to broadcast each data packet to every end-device 130 on the network system 100. Second, by utilizing the Ethernet switching architecture, if two or more data packets arrive at the same Ethernet switch 120 at the same time for different end-devices, all of the data packets can be simultaneously forwarded without the risk of a collision and the need to retransmit these data packets.
- Ethernet switch architecture has two inherent problems. First, if two or more data packets simultaneously arrive at the same Ethernet switch 120 for the same destination end-device 130, only one data packet can be forwarded at any one time to the same destination end-device 130. To avoid this unwanted generation of a collision signal, which contributes to non-deterministic delays in the system, the Ethernet switch 120 as well as the router 110 must buffer the data packets in one of a plurality of data packet buffers.
- Ethernet switches 120 and the router 110 typically must contain a large and expensive pool of such data packet buffers to ensure that collisions are minimized within the system 100.
- the second problem with the conventional Ethernet switch network system is that to maintain a certain quality of service (QoS) throughout the system 100 a significant amount of management of the system must occur in each Ethernet switch 120 as well as the router 110.
- QoS quality of service
- each Ethernet switch 120 and the router 110 must rely upon a technique such as packet scheduling, resource reserved protocol (RSVP), weighted fair queuing (WFQ), the assignment of virtual LANs (VLANs), the configuration of ports, the allocation of buffers, the configuration of a spanning tree protocol, IP switching, multiprotocol over ATM (MPOA), tag switching or a combination thereof.
- RSVP resource reserved protocol
- WFQ weighted fair queuing
- VLANs virtual LANs
- MPOA multiprotocol over ATM
- Such management of the network system 100 results in a decentralized architecture where the router 110 and each Ethernet switch 120 must perform the same buffering and management functions, thereby complicating the deployment and management and also increasing the overall cost of such a conventional large, high bandwidth network. What is needed is a network system, which centralizes the management of the network, while still maintaining a predictable high performance bandwidth for servicing high bandwidth and real-time based applications.
- the network system of a preferred embodiment of the present invention includes a redirector module and a plurality of multiplexer modules, which achieves a real-time, high bandwidth system that enables a plurality of end-devices to communicate with one another in a simple cost-effective manner.
- the multiplexer modules which are individually disposed between the redirector module and a plurality of end-devices, multiplexes channel signals, which are received from source end-devices, and transmits upstream stream-line signals to the redirector module.
- the multiplexer modules demultiplex downstream stream-line signals, which are received from the redirector module, into channel signals that are transmitted to the corresponding destination end-devices.
- the redirector module By utilizing multiplexer modules to generate stream-line signals, the redirector module becomes the central location for routing and buffering of these stream-line signals.
- the redirector module receives from each multiplexer module upstream stream-line signals that contain data packets from multiple source end-devices that are coupled to each multiplexer module.
- the redirector module routes each of these data packets to a downstream stream-line signal, which is associated with the specific branch of the network where the end-device which is to receive the data pocket, is located.
- the current network system avoids the problems associated with the conventional decentralized network system schemes.
- Figure 2 illustrates an overview of a network system of a preferred embodiment of the present invention.
- Figure 3 illustrates a high level block diagram of a redirector module of a preferred embodiment.
- Figure 4 illustrates a block diagram of a multiplexer module of a preferred embodiment.
- Figure 5 illustrates a statistical multiplexing scheme for a multiplexer module of an alternative embodiment.
- Figure 6 illustrates a time division multiplexing scheme for a multiplexer module of a preferred embodiment.
- Figure 7 illustrates a timing scheme for a multiplexer module of a preferred embodiment.
- Figure 8 illustrates a flow control methodology of a preferred embodiment.
- a network system of a preferred embodiment of the present invention contains the management simplicity and costs similar to a repeater and the performance equal to or exceeding that of an Ethernet switch.
- a high performance e.g., an approximate aggregate bandwidth of 0.6 Terabit/Second and an approximate 1 microsecond latency
- IP Internet protocol
- a very simple, powerful and cost-effective network system can be achieved, which can be integrated into different network topologies.
- a preferred embodiment of the present invention relies upon a simple and inexpensive multiplexed configuration to create a scaleable super router (SSR) network system that contains a large number of Ethernet ports, which operate at, for example, either 10Mbps, 100Mbps or lGbps.
- SSR scaleable super router
- FIG. 2 illustrates an overview of a preferred embodiment of a network system 200 of a preferred embodiment of the present invention.
- this network system 200 includes a redirector module 210 and a plurality of multiplexer modules 220.
- the redirector module 210 serves as a centralized module for managing the routing of multiplexed data packets (stream-line signals) between different branches of the network system 200.
- the multiplexer modules 220 which are each associated with a specific branch of the network system 200, are disposed between a plurality of end-devices 130 and the redirector module 210.
- each channel signal which is comprised of a plurality of data packets that are transmitted from a specific end- device 130
- the multiplexer module 220 mechanically multiplexes each data packet within the channel signal into an "upstream" streamline signal.
- This upstream stream-line signal then is transmitted to the redirector module 210 for data packet routing.
- the multiplexer module 220 mechanically demultiplexes the downstream streamline signals into channel signals that are transmitted to each corresponding end-device 130.
- the multiplexer module 220 utilizes time division multiplexing (TDM), which will be discussed in more detail with regard to Figure 6, to multiplex and demultiplex the data packets.
- TDM time division multiplexing
- each multiplexer module 220 does not actively manage its corresponding branch of the network 200 like an Ethernet switch, the redirector module 210 becomes the primary component that manages the performance of the network system 200.
- Such a simple configuration ensures that there is no need for complicated distributed management functions, such as VLANs, or for distributed buffering schemes as is necessary in conventional network systems.
- the redirector module 210 functions as a centralized hub where all primary network management and buffering is performed.
- FIG. 3 illustrates in more detail the redirector module 210, which includes a packet switch module 310 and a plurality of port modules 320.
- the packet switch module 310 also includes a router module 315 and a routing table 317.
- Each port module 320 also includes a management unit 360, a buffer module 355 and a scheduler unit 365.
- the packet switch module 310 is a LAN switch, such as a Catalyst series LAN switch from Cisco Systems of San Jose, California
- the routing table 317 is a database stored within a memory module (not illustrated) within the packet switch module 310.
- the management unit 360 and the scheduler unit 365 are logic circuitry and the buffer module 355 is random access memory.
- the packet switch module is a router, such as a Cisco 7500 or 12000 series router from Cisco Systems of San Jose, California.
- Each port module 320 which is coupled to the packet switch module 310, operates as an interface between a specific branch of the network system 200 and the packet switch module 310.
- each port module 320 may operate as either a source network node or a destination network node for a specific branch of the network 200.
- the management unit 360 of the port module 320 When operating as a source network node, the management unit 360 of the port module 320 receives the upstream stream-line signal from the multiplexer module 220 that is coupled to the port module 320. The management unit 360 then demultiplexes the upstream stream-line signal into its corresponding data packets and sequentially transmits each of these data packet to the packet switch module 310. In a preferred embodiment, with the port module 320 operating as a source network node, the buffer module 355 and the scheduler module 365 remain primarily idle. When the packet switch module 310 receives the data packets from the management unit
- the router module 315 reads the header of each data packet and utilizes the routing table 317, which is coupled to the router module 315, to determine the location of the destination end- device 130.
- the routing table 317 maintains a list of end-devices 130 and the corresponding branch of the network 200 where each of these end-device 130 is located.
- the router module 315 utilizes the routing table 317 to determine the specific port module 320 (destination network node) that is associated with the branch of the network 200 where the destination end- device 130 resides. Once a specific port module 320 is identified as the destination network node, the packet switch module 310 routes each data packet corresponding to that branch of the network 200 to the management unit 360 of that port module 320.
- the management unit 360 receives each of the data packets associated with this branch of the network and multiplexes them onto the downstream stream- line signal.
- the management unit 360 relies upon the buffer module 355 and the scheduler module 365 to manage the buffering of these delayed data packets for later integration into a subsequent downstream stream-line signal that is to be transmitted to the multiplexer module 220. There are several reasons why a data packet cannot be included in the current downstream stream-line signal.
- the scheduler module 365 Upon storing a portion of a data packet in the buffer module 355 for either of the before- mentioned reasons, the scheduler module 365 utilizes one of several different scheduling algorithms to determine the order in which these buffered data packets will be added to subsequent downstream stream-line signals.
- a scheduling algorithm such as a first come, first served (FCFS) (also known as first in, first out (FIFO)), a weighted fair-queuing, or a virtual clock algorithm, is used to determine the order of integration of the buffered data packets into the next downstream stream-line signals.
- FCFS first come, first served
- FIFO first in, first out
- FIG 4 illustrates in more detail the multiplexer module 220, which is disposed between the port module 320 of the redirector module 210 and a plurality of end-devices 130.
- the multiplexer module 220 includes a multiplexer/demultiplexer (mux/demux) unit 410, a control unit 420, a plurality of channel modules 430 and a plurality of buffer modules 440.
- the multiplexer module 130 contains no direct management or address look-up functionality.
- the multiplexer module 130 does not have the same level of buffering as that of Ethernet switches. This simplicity of design ensures that the complexity of managing the network system 200 is shifted from each major component within the network 200 to one single, central location, the redirector module 210.
- the mux/demux module 410 which is disposed between the port module 320 and the channel modules 430, multiplexes channel signals, which are received from end-devices 130, into upstream stream-line signal data packets and demultiplexes downstream stream-line signals, which are received from the port module 320, into channel signal data packets.
- the connection between the mux/demux module 410 and the port module 320 is full-duplex and equal in the capacity of all connections to/from the end-devices 130.
- the mux/demux module 410 is logic circuitry or a software module executed within a general purpose computer.
- Figures 5 and 6 illustrate two alternative embodiments for the mux/demux module 410 to multiplex the channel signals into an upstream stream-line signal. It should be noted, however, that each data packet within this upstream stream-line signal is of a fixed size unit (e.g., one bit at a time, one byte at a time, or any other fixed size unit). In a preferred embodiment, the fixed-size unit is one byte. However, in alternative embodiments, any fixed- size unit may be employed.
- Figure 5 illustrates the statistical (packet) multiplexing of three channel signals, Pi, P and P j which are received from three different end-devices 130, into a single upstream stream-line signal.
- each channel signal is serially appended to the end of the preceding channel signal to form the upstream stream-line signal.
- the multiplexer module 220 transmits a repeating sequence of framing bytes (e.g., one byte for each of the channel modules associated with a source end-device), which indicates which byte in the sequence belongs to which channel module 430.
- this repeating framing byte corresponds to the channel module 430 on which the data packet arrived.
- this repeating framing byte corresponds to the channel module 430 to which the data packet is destined.
- FIG. 6 illustrates a preferred embodiment of the present invention where time division multiplexing (TDM), rather than statistical multiplexing, is used by the mux demux module 410 to multiplex data packets of the channel signals into stream-line signals.
- TDM implicitly encodes the channel module information into the stream-line signal. For example, consider a downstream stream-line that uses TDM with byte-size units and a multiplexer module that has N channel modules. Every Nth byte on the stream-line signal would be destined to channel module Pi, followed by a byte for channel module P 2 , etc.
- Each of the plurality of channel modules 430 within the multiplexer module 220 represents a dedicated channel to a specific end-device 130.
- each end-device 130 may be a computer, multiple electronic devices, a network repeater (hub) or a LAN switch.
- Each channel module is either logic circuitry or a software module.
- a multiplexer module 130 also may have additional redundant connections via other channel modules 430 to end-devices 130, other redirector modules 210 or other multiplexer modules 220.
- Each of the channel modules 430 communicates with a dedicated end-device 130 using a conventional local area network (LAN) protocol, such as 10 Mb/s Ethernet, lOOMb/s (fast) Ethernet, or lGb/s Ethernet.
- LAN local area network
- each channel module 430 of a preferred embodiment of the present invention communicates in full-duplex with the end-devices 130.
- the channel module 430 may communicate in half-duplex with the end-devices 130, thereby requiring the system 200 to respond to collisions between channel signals transmitted to and channel signals simultaneously transmitted from the end-devices 130.
- more significant buffering of data packets in the multiplexer module 220 and the port module 320 will be necessary to minimize the possible delays associated with such a configuration.
- This degree of buffering is still significantly less than what would be necessary in a conventional decentralized network system.
- Figure 7 illustrates in more detail the necessary size of the buffer modules 440 in the multiplexer module 220 and its timing relationship with the port module 320.
- the exact number of bits of storage in the multiplexer module 220 is a design decision based on the data rate of the stream-line signal, the maximum propagation delay along the link between the multiplexer module 220 and the port module 320 (which is dictated by the length of the link and the speed of the propagation along the link), the time for the control unit 420 in the multiplexer module 220 to generate a flow-control message for the management unit 360 of the port module 320, and the time for the management module 360 to process that message. Based upon these factors, an adequate amount of buffering within the multiplexer module 220 can be established to ensure that, when possible, a channel signal will be continuously transmitted to the end-devices 130.
- each buffer IBjl has a channel module data rate bi, where is the total data rate of the stream-line signal (0 ⁇ i ⁇ n with n equal to the total number of channel modules 430 in the multiplexer module 220).
- T seconds this time includes the time for the control unit 420 to transmit a flow-control message, and for the management module 360 to process the message.
- the amount of buffering required for the channel module 430 therefore, is then approximately equal to:
- IBI b X T bits.
- further buffering will be needed to accommodate retransmissions over the multiplexer module 220 to the end-devices 130.
- the size of this buffering is calculated in the same manner as above, but with regard to the propagation round trip delay between the multiplexer module 220 and the end-devices 130.
- Figure 8 illustrates a flow control methodology of a preferred embodiment of the present invention between the port module 320 of the redirector module 210 and the multiplexer module 220.
- the port module 320 attempts to continuously transmit 810 these data packets as part of the downstream stream-line signal to the corresponding multiplexer module 220.
- the multiplexer module 220 demultiplexes this downstream stream-line signal back into the separate data packets and forwards each data packet to its predesignated channel module 430.
- Each channel module 430 then transmits 820 the received data packet to the end-device 130, which is coupled to the channel module 430.
- the channel module 430 If, after beginning the transmission of the data packet, the channel module 430 receives 830 a collision signal from the end-device 130, the channel module 430 triggers the control unit 420 to transmit 840 a flow control signal STOP message, such as XOFF, to the management unit 360 of the port module 320.
- This STOP message triggers the management unit 360 of the port module 320 to stop transmitting data packets associated with this specific channel module 430.
- the buffer module 440 coupled to the destination channel module 430 and the buffer module 355 within the port module 320 jointly store portions of the data packet.
- the buffer module 440 stores the portion of the collided data packet that had been in transit between the channel module 430 and the end-device 130.
- the buffer module 355 stores the portion of the collided data packet that was in transit between the port module 320 and the multiplexer module 220 as well as the remaining portion of the data packet that has yet to be transmitted to the multiplexer module 220.
- the channel module 430 that received the collision signal will begin to retransmit 850 the portion of the data packet that collided.
- the control unit 420 transmits 860 a flow control START message to the management unit 360 of the port module 320 to reinitiate the transmission of the remaining portion of the data packet to the channel module 430.
- Such timing will ensure that the end-device 130 coupled to this channel module 430 will receive a continuous stream of data packets without any disruption due to the collision.
- the flow-control messages may be sent to the management module 360.
- control unit 420 can send flow-control messages for the channel module 430 by sending explicit control bytes in the corresponding channel of the stream-line signal.
- the control messages are distinguished from normal data packet bytes by either (a) sending an additional bit with each byte to indicate whether the byte is a control byte or a data byte, (b) using a line code (e.g. a 4B/5B block code as used in 100 Base TX and FDDI) with certain reserved line codes used to indicate that a byte contains a control message.
- a single bit may be added to each data byte from the multiplexer module 220 to the port module 320. The bit always indicates the polarity of the flow control. For example, if the bit is equal to ' 1', the port module may be prevented from sending data on this channel, whereas if the bit is equal to '0' then the port module 320 may resume transmission on this channel.
- end-device A 130 transmits a channel signal including a source end-device address A and a destination end-device address B.
- the mux/demux module 410 When the packet is received by multiplexer module R 220, the mux/demux module 410 does not examine the address header or content of the data packets of the channel signal, but rather simply TDM multiplexes the data packets onto the upstream stream-line signal in the dedicated channels associated with the source end-device 130.
- the buffer module 440 of multiplexer module R 220 only buffers the data packets until the next opportunity to transmit the data packets in the appropriate stream-line signal channel. Once the channel signal is TDM multiplexed, the data packets, which are now part of the upstream stream-line signal, are transmitted to the port module 320 associated with this branch of the network.
- the packet switch module 310 of the redirector module 210 utilizes the destination address information within each data packet to determine to which destination port module 320 this specific data packet is to be routed. Once the data packet is forwarded to the destination port module 320 coupled to multiplexer module S 220, the data packet is integrated into a downstream stream-line signal and transmitted to multiplexer module S 220, which is disposed between the port module 320 and the end-device B 130.
- the data packets that are destined for end-device B 130 must be buffered in the buffer module 355 of port module 320 until the channel module 430 begins to retransmit data packets to end-device B 130.
- the channel module 430 communicates with end-devices 130 in full-duplex, thereby avoiding this need for buffering.
- the data packet is TDM demultiplexed by the mux/demux module 410 and transmitted over the channel signal dedicated to the channel module 430, which is connected to end-device B 130. Since the data rate of the channel module 430 is equal to the data rate between the mux/demux module 410 and the channel module 430, the data packets do not need to be buffered.
- the mux/demux module 410 may have an aggregate bandwidth that is in excess of the data rate of the channel module 430. Such an oversubscribing of the channel modules 430 may be desirable in cost-sensitive environments to enable the channel modules 430 to be pooled and allocated as needed.
- the number of channel modules 430 in this alternative embodiment is determined by the acceptable probability of contention for the upstream stream-line signal.
- arriving data packets are allocated a free channel module 430, rather than transmitted to a dedicated channel module 430. If all channel modules 430 are occupied, the data packet is dropped, or the end-device 130 is informed. Conventional methods exist to stop the end-device 130 from transmitting, or forcing it to retransmit the data packet.
- These methods include, but are not limited to: (1) sending an IEEE 802.3 Flow Control message or (2) asserting a collision signal to stop the end-computer from transmitting.
- a small header may be added to each data packet to indicate to the port module 320 on which channel port 430 the data packet should arrived.
- a small header may be used to indicate to which channel module 430 the packet is to be sent.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU11237/99A AU1123799A (en) | 1997-10-28 | 1998-10-27 | Stream-line data network |
CA002308219A CA2308219A1 (en) | 1997-10-28 | 1998-10-27 | Stream-line data network |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US6356297P | 1997-10-28 | 1997-10-28 | |
US60/063,562 | 1997-10-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999022496A1 true WO1999022496A1 (en) | 1999-05-06 |
Family
ID=22050035
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1998/022744 WO1999022496A1 (en) | 1997-10-28 | 1998-10-27 | Stream-line data network |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU1123799A (en) |
CA (1) | CA2308219A1 (en) |
WO (1) | WO1999022496A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1304838A1 (en) * | 2001-10-17 | 2003-04-23 | Broadcom Corporation | Point-to-multipoint network interface |
US7034975B1 (en) | 2001-12-03 | 2006-04-25 | Cheetah Onmi, Llc | High speed MEMS device |
US7110671B1 (en) | 2001-12-03 | 2006-09-19 | Cheetah Omni, Llc | Method and apparatus for scheduling communication using a star switching fabric |
US7209657B1 (en) | 2001-12-03 | 2007-04-24 | Cheetah Omni, Llc | Optical routing using a star switching fabric |
US7260655B1 (en) | 2001-12-03 | 2007-08-21 | Cheetah Omni, Llc | Optical routing using star switching fabric with reduced effective switching time |
WO2008004185A2 (en) * | 2006-07-05 | 2008-01-10 | Nxp B.V. | Electronic device, system on chip and method for monitoring data traffic |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4481626A (en) * | 1982-05-05 | 1984-11-06 | Xerox Corporation | Transceiver multiplexor |
US4999832A (en) * | 1989-11-27 | 1991-03-12 | At&T Bell Laboratories | Broadband multirate switching architecture |
US5140585A (en) * | 1990-07-19 | 1992-08-18 | Kabushiki Kaisha Toshiba | Star local-area network system |
US5384766A (en) * | 1992-09-21 | 1995-01-24 | Fujitsu Limited | LAN management system in electronic switching apparatus |
EP0705007A2 (en) * | 1994-09-30 | 1996-04-03 | Roke Manor Research Limited | ATM queuing and scheduling apparatus |
-
1998
- 1998-10-27 AU AU11237/99A patent/AU1123799A/en not_active Abandoned
- 1998-10-27 WO PCT/US1998/022744 patent/WO1999022496A1/en active Application Filing
- 1998-10-27 CA CA002308219A patent/CA2308219A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4481626A (en) * | 1982-05-05 | 1984-11-06 | Xerox Corporation | Transceiver multiplexor |
US4999832A (en) * | 1989-11-27 | 1991-03-12 | At&T Bell Laboratories | Broadband multirate switching architecture |
US5140585A (en) * | 1990-07-19 | 1992-08-18 | Kabushiki Kaisha Toshiba | Star local-area network system |
US5384766A (en) * | 1992-09-21 | 1995-01-24 | Fujitsu Limited | LAN management system in electronic switching apparatus |
EP0705007A2 (en) * | 1994-09-30 | 1996-04-03 | Roke Manor Research Limited | ATM queuing and scheduling apparatus |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1304838A1 (en) * | 2001-10-17 | 2003-04-23 | Broadcom Corporation | Point-to-multipoint network interface |
US7046664B2 (en) | 2001-10-17 | 2006-05-16 | Broadcom Corporation | Point-to-multipoint network interface |
US7660304B2 (en) | 2001-10-17 | 2010-02-09 | Broadcom Corporation | Point-to multipoint network interface |
US7034975B1 (en) | 2001-12-03 | 2006-04-25 | Cheetah Onmi, Llc | High speed MEMS device |
US7110671B1 (en) | 2001-12-03 | 2006-09-19 | Cheetah Omni, Llc | Method and apparatus for scheduling communication using a star switching fabric |
US7209657B1 (en) | 2001-12-03 | 2007-04-24 | Cheetah Omni, Llc | Optical routing using a star switching fabric |
US7260655B1 (en) | 2001-12-03 | 2007-08-21 | Cheetah Omni, Llc | Optical routing using star switching fabric with reduced effective switching time |
US7263288B1 (en) | 2001-12-03 | 2007-08-28 | Cheetah Omni, Llc | Optical routing using a star switching fabric |
US7305186B2 (en) | 2001-12-03 | 2007-12-04 | Cheetah Omni, Llc | Method and apparatus for scheduling communication using a star switching fabric |
WO2008004185A2 (en) * | 2006-07-05 | 2008-01-10 | Nxp B.V. | Electronic device, system on chip and method for monitoring data traffic |
WO2008004185A3 (en) * | 2006-07-05 | 2008-03-06 | Nxp Bv | Electronic device, system on chip and method for monitoring data traffic |
Also Published As
Publication number | Publication date |
---|---|
CA2308219A1 (en) | 1999-05-06 |
AU1123799A (en) | 1999-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6553030B2 (en) | Technique for forwarding multi-cast data packets | |
US20020085567A1 (en) | Metro switch and method for transporting data configured according to multiple different formats | |
US20020085565A1 (en) | Technique for time division multiplex forwarding of data streams | |
US20020085548A1 (en) | Quality of service technique for a data communication network | |
US7577163B2 (en) | Apparatus and method for facilitating data packet transportation | |
US7006438B2 (en) | Distributed control of data flow in a network switch | |
US5787071A (en) | Hop-by-hop flow control in an ATM network | |
US6049546A (en) | System and method for performing switching in multipoint-to-multipoint multicasting | |
US6212582B1 (en) | Method for multi-priority, multicast flow control in a packet switch | |
US6714517B1 (en) | Method and apparatus for interconnection of packet switches with guaranteed bandwidth | |
US7660304B2 (en) | Point-to multipoint network interface | |
US20020085507A1 (en) | Address learning technique in a data communication network | |
JPH09512151A (en) | Multiservice switch for telecommunications networks | |
JP2001503949A (en) | Transmission architecture and network elements | |
JP3908483B2 (en) | Communication device | |
US5402422A (en) | Medium access control (MAC) protocol for single bus multimedia fair access local area network | |
US20020085545A1 (en) | Non-blocking virtual switch architecture | |
EP1511232A1 (en) | A method for transmission of data packets through a network | |
WO1999022496A1 (en) | Stream-line data network | |
US7206310B1 (en) | Method and apparatus for replicating packet data with a network element | |
Li et al. | A survey of research and standards in high‐speed networks | |
JP3545653B2 (en) | Packet switch | |
JP3725144B2 (en) | Packet switch and packet switching method | |
JP3602381B2 (en) | Cell transfer circuit | |
Stavdas et al. | Clustering core nodes allows efficient all-optical payload switching |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 2308219 Country of ref document: CA Ref country code: CA Ref document number: 2308219 Kind code of ref document: A Format of ref document f/p: F |
|
NENP | Non-entry into the national phase |
Ref country code: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase |