WO1999017122A2 - Current comparator - Google Patents
Current comparator Download PDFInfo
- Publication number
- WO1999017122A2 WO1999017122A2 PCT/IB1998/001406 IB9801406W WO9917122A2 WO 1999017122 A2 WO1999017122 A2 WO 1999017122A2 IB 9801406 W IB9801406 W IB 9801406W WO 9917122 A2 WO9917122 A2 WO 9917122A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- phase
- comparator
- during
- current
- transistors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/028—Current mode circuits, e.g. switched current memories
Definitions
- This invention relates to a current comparator first and second inputs for receiving first and second input currents, first and second current memory circuits for sensing and storing the received currents during a first phase of a clock period and reproducing said received currents during a second non- overlapping phase of said clock period, first and second cross coupled transistors forming a latching circuit, means for feeding the stored and an inverted version of the received currents to the latching circuit during said second phase and means for feeding an output of the latch circuit to an output of the comparator circuit during the third phase of the clock period.
- the invention provides a current comparator, first and second inputs for receiving first and second input currents, first and second current memory circuits for sensing and storing the received currents during a first phase of a clock period and reproducing said received currents during a second non- overlapping phase of said clock period, first and second cross coupled transistors forming a latching circuit, means for feeding the stored and an inverted version of the received currents to the latching circuit during said second phase and means for feeding an output of the latch circuit to an output of the comparator circuit during the third phase of the clock period, characterised in that the comparator further comprises means for disconnecting the cross-coupling of the first and second transistors during the first phase and connecting the first and second transistors as individual current sources each feeding a bias current to a respective one of the first and second memory circuits.
- the comparator according to the invention has the advantage that the current drain is reduced since the folding structure of the prior art comparator is eliminated by using the latch transistors as bias current sources for the current memory circuits while the input currents are being sampled by the current memory circuits. This also reduces the input circuit complexity and noise generation due to the reduced number of components.
- Figure 1 is a schematic diagram of a first embodiment of a comparator according to the invention
- Figure 2 shows switching waveforms for operating switches in a comparator according to the invention.
- FIG 3 is a schematic diagram of a second embodiment of a comparator according to the invention.
- the comparator has first and second inputs 1 and 2.
- the first input 1 is connected via a switch S1 to the junction of the drain electrodes of a p-channel field effect transistor P1 and an n-channel field effect transistor N1.
- the source electrode of the transistor P1 is connected to a supply rail V dd while the source electrode of the transistor N1 is connected to a supply rail V ss .
- the second input 2 is connected via a switch S2 to the junction of the drain electrodes of a p-channel field effect transistor P2 and an n-channel field effect transistor N2.
- the source electrode of transistor P2 is connected to V dd while the source electrode of transistor N2 is connected to V ss .
- the input 1 is further connected to the junction of transistors P2 and N2 via a switch S3 while the input 2 is further connected to the junction of transistors P1 and N1 via a switch to S4.
- the gate electrodes of transistors P1 and P2 are connected to a bias voltage rail V e via switches S5 and S6 respectively.
- a switch S7 is connected between the gate and drain electrodes of transistor N1 while a switch S8 is connected between the gate and drain electrodes of transistor N2.
- the circuit as described so far will, when switches S1 ,S2,S5,S6,S7 and S8 are closed, sense the input currents on inputs 1 and 2 and form two current memory circuits.
- the transistors P1 and P2 act as bias current sources to enable bi-directional currents to be sensed by the transistors N1 and N2.
- switches S7 and S8 open the transistors N1 and N2 maintain the current sensed as is known in current memory circuits.
- the comparator senses and stores the received input current.
- the gate electrode of transistor P1 is connected via a switch S10 to the drain electrode of transistor P2 while the gate electrode of transistor P2 is connected to the drain electrode of transistor P1 via a switch S9.
- the gate electrodes of transistors P1 and P2 are coupled via a switch S11.
- the gate electrode of transistor P1 is connected to the gate electrode of a p-channel field effect transistor P3 while the gate electrode of transistor P2 is connected to the gate electrode of a p-channel field effect transistor P4.
- the source electrodes of transistors P3 and P4 are connected to V dd while their drain electrodes are connected to the drain electrodes of n-channel field effect transistors N3 and N4 respectively.
- the source electrodes of transistors N3 and N4 are connected to V ss while their gate electrodes are connected together and to the drain electrode of transistor N3.
- the junction of the drain electrodes of transistors P4 and N4 is connected to an output 3 of the comparator.
- transistors P1 and P2 form a regenerative latching circuit which receives the stored input current from the first phase and an inverted version of the input current in the present, second, phase.
- Figure 2 shows clock waveforms which are used to operate switches S1 to S11.
- Switches S1 and S2 are closed when waveform ⁇ 1 is high
- switches S3 and S4 are closed when waveform ⁇ 2 is high
- switches S5 and S6 are closed when waveform ⁇ 6 is high
- switches S7 and S8 are closed when waveform ⁇ 3 is high
- switches S9 and S10 are closed when waveform ⁇ 4 is high
- switch S11 is closed when waveform ⁇ 5 is high.
- periods 1a,1b,2a and 2b comprise a sample period in a switched current circuit using S2I current memory circuits as disclosed in EP-A-0 608 936 (PHB 33830).
- period 1a corresponds to the first phase where the input currents together with bias currents produced by transistors P1 and P2 due to switches S5 and S6 being closed are sensed and stored on transistors N1 and N2.
- the memory transistors N1 and N2 produce the current sensed and stored during period 1a as the switches S7 and S8 are open.
- switches S1 and S2 open and switches S3 and S4 close which causes the input current difference to be inverted.
- switches S9 and S10 close and S5 and S6 open so that the transistors P1 and P2 form a regenerative latch circuit.
- period 2a which corresponds to the third phase of the comparator circuit operation the output of the comparator is valid and may be clocked into subsequent circuits by a switching arrangement (not shown) operated by waveform ⁇ 7.
- period 2b which corresponds to a fourth phase of the comparator operation switches S5,S6 and S11 close while switches S9 and S10 open causing the comparator to be reset to its initial state to await the input of the next current samples.
- comparator is not limited to switched current circuit but can be used wherever the input signal currents can be held constant for the first and second phases.
- the particular switching waveforms shown in Figure 2 are merely by way of example where the use with S2I current memory cells is proposed.
- FIG 3 shows a second embodiment of a comparator according to the invention and those elements common to the Figure 1 embodiment have been given the same reference signs. The following description of the comparator shown in Figure 3 will be directed to the differences between the two embodiments.
- the gate electrode of transistor N1 is additionally connected via a switch S13 to the drain electrode of transistor N2 while the gate electrode of transistor N2 is additionally connected to the drain electrode of transistor N1 via a switch S12.
- the switches S12 and S13 are closed when waveform ⁇ 4 is high, that is at the same time as switches S9 and S10.
- the regenerative latch is formed from the transistor pairs N1 ,P1 and N2,P2 during the second phase and consequently it achieves twice the transconductance of the single transistor latch which enables the comparator to operate at a higher frequency. Otherwise, the operation of the arrangement shown in Figure 3 corresponds to that shown in Figure 1.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP51988799A JP2001508989A (en) | 1997-10-01 | 1998-09-11 | Current comparator |
EP98940490A EP0970384A2 (en) | 1997-10-01 | 1998-09-11 | Current comparator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB9720712.0A GB9720712D0 (en) | 1997-10-01 | 1997-10-01 | Current comparator |
GB9720712.0 | 1997-10-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999017122A2 true WO1999017122A2 (en) | 1999-04-08 |
WO1999017122A3 WO1999017122A3 (en) | 1999-06-24 |
Family
ID=10819814
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB1998/001406 WO1999017122A2 (en) | 1997-10-01 | 1998-09-11 | Current comparator |
Country Status (6)
Country | Link |
---|---|
US (1) | US6147518A (en) |
EP (1) | EP0970384A2 (en) |
JP (1) | JP2001508989A (en) |
GB (1) | GB9720712D0 (en) |
TW (1) | TW413732B (en) |
WO (1) | WO1999017122A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10219327A1 (en) * | 2002-04-30 | 2003-11-20 | Infineon Technologies Ag | Integrated circuit with a sample and hold device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6940772B1 (en) | 2002-03-18 | 2005-09-06 | T-Ram, Inc | Reference cells for TCCT based memory cells |
US7123508B1 (en) | 2002-03-18 | 2006-10-17 | T-Ram, Inc. | Reference cells for TCCT based memory cells |
GB2404798A (en) * | 2003-08-04 | 2005-02-09 | Seiko Epson Corp | A two-phase current comparator using a current memory, for a thin-film active matrix image array suitable for fingerprint sensing |
US20050242845A1 (en) | 2004-05-03 | 2005-11-03 | Wu Dolly Y | Efficient current monitoring for DC-DC converters |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4897596A (en) * | 1987-12-23 | 1990-01-30 | U.S. Philips Corporation | Circuit arrangement for processing sampled analogue electrical signals |
EP0383396A2 (en) * | 1989-02-17 | 1990-08-22 | Philips Electronics Uk Limited | Circuit arrangement for processing sampled analogue electrical signals |
EP0412609A2 (en) * | 1989-08-07 | 1991-02-13 | Philips Electronics Uk Limited | Integrator circuit |
US5059832A (en) * | 1989-05-10 | 1991-10-22 | U.S. Philips Corporation | Switched current integrator circuit |
EP0535808A2 (en) * | 1991-09-16 | 1993-04-07 | International Business Machines Corporation | Current mode sample-and-hold circuit |
EP0559282A2 (en) * | 1992-03-05 | 1993-09-08 | Philips Electronics Uk Limited | Signal processing arrangements |
US5296752A (en) * | 1991-05-08 | 1994-03-22 | U.S. Philips Corporation | Current memory cell |
WO1996018108A2 (en) * | 1994-12-08 | 1996-06-13 | Philips Electronics N.V. | Current comparator arrangement |
US5666303A (en) * | 1995-08-31 | 1997-09-09 | U.S. Philips Corporation | Current memory |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9301463D0 (en) * | 1993-01-26 | 1993-03-17 | Philips Electronics Uk Ltd | Current memory |
GB9500648D0 (en) * | 1995-01-13 | 1995-03-08 | Philips Electronics Uk Ltd | Switched current differentiator |
GB9517790D0 (en) * | 1995-08-31 | 1995-11-01 | Philips Electronics Uk Ltd | Switched current circuits |
-
1997
- 1997-10-01 GB GBGB9720712.0A patent/GB9720712D0/en not_active Ceased
-
1998
- 1998-09-11 EP EP98940490A patent/EP0970384A2/en not_active Withdrawn
- 1998-09-11 WO PCT/IB1998/001406 patent/WO1999017122A2/en not_active Application Discontinuation
- 1998-09-11 JP JP51988799A patent/JP2001508989A/en active Pending
- 1998-09-18 TW TW087115579A patent/TW413732B/en not_active IP Right Cessation
- 1998-09-29 US US09/162,838 patent/US6147518A/en not_active Expired - Lifetime
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4897596A (en) * | 1987-12-23 | 1990-01-30 | U.S. Philips Corporation | Circuit arrangement for processing sampled analogue electrical signals |
EP0383396A2 (en) * | 1989-02-17 | 1990-08-22 | Philips Electronics Uk Limited | Circuit arrangement for processing sampled analogue electrical signals |
US5059832A (en) * | 1989-05-10 | 1991-10-22 | U.S. Philips Corporation | Switched current integrator circuit |
EP0412609A2 (en) * | 1989-08-07 | 1991-02-13 | Philips Electronics Uk Limited | Integrator circuit |
US5296752A (en) * | 1991-05-08 | 1994-03-22 | U.S. Philips Corporation | Current memory cell |
EP0535808A2 (en) * | 1991-09-16 | 1993-04-07 | International Business Machines Corporation | Current mode sample-and-hold circuit |
EP0559282A2 (en) * | 1992-03-05 | 1993-09-08 | Philips Electronics Uk Limited | Signal processing arrangements |
WO1996018108A2 (en) * | 1994-12-08 | 1996-06-13 | Philips Electronics N.V. | Current comparator arrangement |
US5666303A (en) * | 1995-08-31 | 1997-09-09 | U.S. Philips Corporation | Current memory |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10219327A1 (en) * | 2002-04-30 | 2003-11-20 | Infineon Technologies Ag | Integrated circuit with a sample and hold device |
US6965258B2 (en) | 2002-04-30 | 2005-11-15 | Infineon Technologies Ag | Sample-and-hold with no-delay reset |
Also Published As
Publication number | Publication date |
---|---|
TW413732B (en) | 2000-12-01 |
EP0970384A2 (en) | 2000-01-12 |
US6147518A (en) | 2000-11-14 |
JP2001508989A (en) | 2001-07-03 |
WO1999017122A3 (en) | 1999-06-24 |
GB9720712D0 (en) | 1997-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4553052A (en) | High speed comparator circuit with input-offset compensation function | |
Steensgaard | Bootstrapped low-voltage analog switches | |
US5410195A (en) | Ripple-free phase detector using two sample-and-hold circuits | |
US5606491A (en) | Multiplying and inverting charge pump | |
US6323697B1 (en) | Low distortion sample and hold circuit | |
US5028815A (en) | Clocked comparator with offset reduction | |
KR930009432B1 (en) | Digital/analog converter current unit | |
US5525920A (en) | Comparator circuit and method thereof | |
JPS612416A (en) | Voltage comparator | |
US5148054A (en) | High accuracy MOSFET-switched sampling circuit | |
JP2685050B2 (en) | Comparator circuit | |
US6147518A (en) | Current comparator | |
US5714894A (en) | Current comparator arrangement | |
JPH09232920A (en) | Flip-flop circuit | |
US5952865A (en) | Voltage translator circuit | |
JP2000223969A (en) | Low voltage buffer amplifier for fast sample-and-hold circuit | |
JP3207745B2 (en) | Comparator circuit | |
US5808488A (en) | Timed bistable circuit for high frequency applications | |
US6060913A (en) | Electrical system with small signal suppression circuitry | |
US5717623A (en) | Analog current memory having resistance to reduce current transport error | |
WO1999017296A1 (en) | Analog memory and image processing system | |
US5745400A (en) | Current memory | |
JPH04180407A (en) | Dynamic type flip-flop circuit | |
JP3396555B2 (en) | Semiconductor pump circuit | |
JP2535855B2 (en) | Analog memory circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1998940490 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1999 519887 Kind code of ref document: A Format of ref document f/p: F |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWP | Wipo information: published in national office |
Ref document number: 1998940490 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1998940490 Country of ref document: EP |