WO1999016215A2 - Method, system and apparatuses for transferring information between nodes in a circuit switched time division multiplexed network - Google Patents
Method, system and apparatuses for transferring information between nodes in a circuit switched time division multiplexed network Download PDFInfo
- Publication number
- WO1999016215A2 WO1999016215A2 PCT/SE1998/001608 SE9801608W WO9916215A2 WO 1999016215 A2 WO1999016215 A2 WO 1999016215A2 SE 9801608 W SE9801608 W SE 9801608W WO 9916215 A2 WO9916215 A2 WO 9916215A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- slots
- bitstream
- slot
- channel
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 16
- 238000012546 transfer Methods 0.000 claims description 18
- 230000011664 signaling Effects 0.000 claims description 10
- 230000005540 biological transmission Effects 0.000 claims description 5
- 238000011144 upstream manufacturing Methods 0.000 claims description 3
- 108091006146 Channels Proteins 0.000 description 88
- 238000004891 communication Methods 0.000 description 16
- 230000015654 memory Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 239000000835 fiber Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0046—User Network Interface
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0064—Admission Control
- H04J2203/0066—Signalling, e.g. protocols, reference model
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0064—Admission Control
- H04J2203/0067—Resource management and allocation
- H04J2203/0069—Channel allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
- H04J2203/0091—Time slot assignment
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1301—Optical transmission, optical switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13093—Personal computer, PC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13103—Memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13106—Microprocessor, CPU
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13174—Data transmission, file transfer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13209—ISDN
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13213—Counting, timing circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13216—Code signals, frame structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13292—Time division multiplexing, TDM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13299—Bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1332—Logic circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13361—Synchronous systems
Definitions
- the present invention relates to a method, a system and apparatuses for transferring data on a bitstream in a circuit switched time division multiplexed network, wherein said bitstream is divided into frames, each frame is divided into time slots, and said time slots are divided into control slots and data slots, and wherein an isochronous channel, comprising one or more data slots within each cycle of said bitstream, has been established between a first node and a second node of said network.
- DTM Dynamic Synchronous Transfer Mode
- DTM is a broadband network architecture (see e.g. Christer Bohm, Per Lindgren, Lars Ramfelt, and Peter Sjodin, The DTM Gigabit Network, Journal of High Speed Networks, 3(2), 109-126, 1994, and Lars Gauffin, Lars Hakansson, and Bjorn Pehrson, Multi-gigabit networking based on DTM,
- the basic topology of a network of this kind is preferably a bus with two unidirectional optical fibers connecting a number of nodes, each node being arranged to serve one or more end users connected thereto.
- the topology may just as well be realized by any other kind of structure, e.g. a ring structure or a hub structure.
- the bandwidth of each wavelength on the bus, i.e. each bitstream on each fiber is divided into fixed size, typically 125 ⁇ s, frames which in turn are divided into fixed size, typically 64-bit, time slots.
- the number of slots in a frame thus depends on the network's bit-rate.
- the slots are divided into two groups, control slots and data slots.
- Control slots are used for transferring of signaling messages between said nodes for the network's internal operation.
- the data slots are used for the transfer of user data, also referred to as payload data.
- the user data is typically transferred between end user having access to said network, either directly of via a node unit providing said end user with access to said network.
- Each node is hence arranged to dynamically establish isochronous communication channels, each channel comprising a set of data slots within each frame on a bit- stream, for the transfer of data through the network.
- a first user connected to a first node wants to transfer information to a second user connected to a second node
- said first node will allocate a number of data slots within each frame, thus defining an isochronous channel, for the first user to write data into.
- the first node will also send a control message in a control slot to the second node, instructing said second node to read any data being provided in said allocated data slots within said frame and to send such data to said second user.
- the object of the invention is to provide a faster and more reliable way of handling communication in networks of the above-mentioned type.
- a method of the kind mentioned in the introduction being characterized by the step of providing said bitstream with data distinguishing each data slot, within said channel, that contains non-valid data as a result of said first node not being able to transmit valid data into said each data slot.
- a system for transferring data on a bitstream in a circuit switched time division multiplexed network wherein said bitstream is divided into frames, each frame is divided into time slots, and said time slots are divided into control slots and data slots, comprising a first node for transmitting data into time slots of said bitstream; a second node for reading data from time slots of said bitstream; means for establishing an isochronous channel, comprising one or more data slots within each cycle on said bitstream, between said first node and said second node; and means for providing said bitstream with data distinguishing each data slot, within said channel, that contains non-valid data as a result of said first node not being able to transmit valid data into said each data slot.
- sending and receiving node apparatuses as defined in the accompanying claim 18 and 19, respectively.
- the invention serves to avoid the situation wherein non-valid data, or "garbage" data, is transferred in the data slots of an allocated isochronous channel on a bit- stream between two nodes as a result of the sending node not having received valid data for transmission into said channel, thus possibly resulting in the receiving node reading data from said data slots and passing it along, for example to a receiving end user, irrespective of whether or not said data slots provide valid or non-valid data, consequently making it necessary for the receiving user to distinguish valid data from non-valid data.
- the occurrence of this type of undesired situation is prevented by the detection of the failure at the sending node to transmit data for any one of the allocated data slots and by the sending of information to the receiving node as to which data slots within said channel that contain non-valid data (or which slots that contain valid data) . Consequently, it is possible for the receiving node to handle received data accordingly, for example by only passing valid data to a receiving end user connected to the receiving node.
- the nodes are not concerned with the actual information being transferred on the data slots defining said channel.
- the sending node merely receives data, for example from a sending end user being served by the sending node, or from another bitstream accessed by the sending node (i.e. in case of the sending node acting as a switch node) , and writes said data into data slots of the channel on the bitstream between the sending and the receiving node.
- the receiving node merely reads data from said allocated data slots and passes said read data to, for example, a receiving end user connected to the second node, or forwards said data to another bitstream accessed by the sending node (i.e.
- the first and second node are basically not concerned with any control signaling or the like taking place between the communicating end users within the realms of the data slots allocated to said channel. It may hence be said that the nodes are not concerned with the content of data transferred between end users using said allocated time slots. Furthermore, data transferred in said allocated data slots from one end user to another end user may comprise control signaling or control information as well as mere data.
- the nodes of the network are essentially not concerned with the communication protocol at end user level.
- the communication protocol at the end user level need not be synchronous, but may just as well be asynchronous or the like.
- any kind of information transferred in said allocated data slots is regarded as user data as far as the sending and receiving nodes are concerned.
- the nodes are still not concerned with the actual content of any data sent in the data slots of the allocated channel.
- the sending node will make sure to distinguish any data slot of the channel that will not contain valid data, for example that will not be provided with data due to the failure on behalf of a sending end user connected to the sending node to provide data to the sending node for transmission into said channel .
- non-valid data distinguishing information takes place outside of the protocol used between end users at the end user level.
- the scheme suggested according to the invention may be said to define a protocol at node level and is hence transparent as far as the end users are concerned.
- the step of distinguishing one or more specific data slots within the channel as containing non-valid data does not affect the allocation of the channel. Said slots remain allocated to the channel and are hence used by the sending user again during the next frame of the bitstream.
- data distinguishing each data slot, within said channel, that contains non-valid data may identify either data slots containing valid-data or data slots containing non-valid data, or both, as long as the receiving node is able to separate data slots transferring valid data from data slots transferring non-valid data.
- the whether or not said distinguishing data actually designates data slots containing valid data or data slots containing non-valid data will depend upon the chosen implementation.
- the communication protocol used end to end between a sending end user and the receiving end user may simply state that there should not be any transfer of data in time intervals corresponding to the missing data.
- the end users may for example communicate using a packet-based protocol with some slots corresponding to gaps between packets .
- Another reason may be that a sending end user fails to provide the sending node with valid data because of temporary processing or communication capacity shortage, either within the sending end user itself or in relation to the communication between the sending end user and the sending node, for example at a packet switched node situated between the end user and the sending node.
- a sending and receiving node or a "first" and “second” node, according to the invention, need not necessarily be the terminating points of the communication path between the sending end user and the receiving end user, but may merely define a portion of said communication path. This will especially be the case when a multi-hop channel has been established via said first and second node.
- said first node is a switch node, merely switching said channel from data slots defining the channel on a first bitstream to data slots defining the channel on a second bitstream, said data distinguishing a data slot as transferring non-valid data may in fact be received from said first bitstream and may then simply be mapped by the first node from the first bit- stream to the second bitstream.
- said second node is a switch node, merely switching said channel from data slots defining the channel on a first bitstream to data slots defining the channel on a second bitstream, said data distinguishing a data slot as trans- ferring non-valid data need not be evaluated and/or used to discard data at the second node, but may instead simply be mapped by the second node from the first bit- stream to the second bitstream, thereby similarly informing a receiving node attached downstream on the second bitstream as to the validity of data provided in the data slots defining the channel on the second bitstream.
- the node serving a sending end user is provided with means for detecting that the sending end user has failed to provide valid data for any one of the time slots of the allocated channel. Said node may then use one of several schemes for providing information to the node(s) serving the receiving user(s) that certain specific time slots of the channel contain non-valid data.
- the sending node simply writes a non-valid data bit-pattern into each slot within the channel that does not contain valid data. For example, a bit-pattern marking said slot as "idle" may be used.
- the sending node uses a specific control slot to transmit, for example, a bit-pattern that comprises information designating which data slots within the channel that contains valid or non- valid data.
- a node serving a receiving end user may distinguish said data slots containing non- valid data either by detecting said bit-pattern marking the respective slot as "idle", or the like, or by reading said bit-pattern provided in said control slot to identify which data slots within the channel that contains non- valid data. Any data provided in such non-valid data marked data slots may then simply be discarded at the receiving node, and will hence not be passed on to the receiving end user.
- a third node arranged upstream in relation to the first node, will provide said bitstream with data designating all data slots within said channel as containing non-valid data, for example by providing each one of said one or more data slots, or even each slot within said cycle, with an idle pattern indicating that each respective one thereof contains non-valid data.
- Said first (sending) node is then arranged to invalidate said data designating all data slots within said channel as containing non-valid data, for example, by deleting or overwrite said idle pattern of a specific time slot, indicating that said specific time slot contains non- valid data, when writing valid time slot data into said specific time slot.
- the sending node if the sending node lacks data to transmit into a data slot of the channel, the sending node merely leaves the idle pattern already provided by said third node unchanged for that specific time slot.
- the marking of nonsense slots as containing non-valid data it is possible to let a valid-data slot and a non-valid data slot change slot positions with each other within a given channel as long as the sequential order of the valid data slots are not altered.
- the sending node it is possible for the sending node to send valid data slots together in a contiguous slot range and to send non-valid data slots together in another contiguous slot range within said given channel, which further improve the communication capabilities .
- An important part of the invention is the detection at the sending node that data has not been delivered for a specific data slot since the last frame. This is the signal that, for example, an idle slot, or the like, should be sent instead. Since a channel consists of a set of data slots in the frame (a time slot is identified by the slot number in the cycle) that are allocated to the channel at channel set-up, after channel set-up, data is sent cyclically in each data slot that is allocated to the channel. This means that, for a specific data slot, data has to be delivered cyclically, i.e., data has to be delivered to the sending node within one frame time.
- the written-slot record is essentially a set of flags (one for each time slot in the frame) telling whether new data has been delivered for that time slot since it was last sent onto the link.
- the corresponding entry for a time slot is typically set when data has been delivered (from an end user interface or from another port in a switch) since the last time that specific slot was sent onto the medium.
- the entry is cleared when data is written onto the medium, i.e., when the slot with the slot number in the cycle that corresponds to the entry of the written-slot record passes .
- the node When data is to be written onto the medium, the node checks it's written-slot record, and if said entry is set writes into the corresponding data slot from the corresponding buffer. However, if the entry is cleared, no data has been delivered since last frame and thus an idle slot or the like is generated.
- Another implementation can be used if per-channel queues are used, i.e., a queue where data is placed in the order it is to be sent. If there is no data in the queue when data is to be sent onto a specific time slot, an idle slot or the like is sent instead.
- a FIFO the data delivered to the node needs to be tagged with a channel identifier or a slot number, if several channels are supported by the node. If only a single channel is supported, it is enough to check whether the FIFO is empty or not when data is to be sent. If it is empty, an idle slot is sent instead. If several channels are supported, the node must be able to decide whether the first data item in the FIFO should be sent onto the passing slot.
- the sending of information from said first user/node to said second user/node according to the invention may be either point-to-point, multi-cast or broad-cast.
- a channel according to the invention is said to be isochronous in that it is defined by a set of slots, said set of slots occurring cyclically at fixed intervals on said bitstream.
- Fig. 1 schematically shows a network of the kind addressed by the invention
- Fig. 2 schematically shows an exemplifying structure of the bitstreams shown in Fig 1
- Fig. 3 schematically shows an isochronous data channel established on a bitstream of the kind shown in Fig 2;
- Fig. 4 schematically shows the bitstream of Fig. 3 when an end user has failed to provide valid data to a sending node
- Fig. 5 schematically shows the bitstream of Fig. 4 modified according to an embodiment of the invention
- Fig. 6a schematically shows the bitstream of Fig. 4 modified according to another embodiment of the invention
- Fig. 6b schematically shows the bit pattern of the validity control slot in Fig. 6a;
- Figs. 7a and 7b schematically shows an initial and a modified bitstream, respectively, according to yet another embodiment of the invention.
- Fig. 8 schematically shows a block diagram of a sending node according to an embodiment of an apparatus according to the invention
- Fig. 9 schematically shows a block diagram of a receiving node according to another embodiment of an apparatus according to the invention.
- Fig. 10 schematically shows a block diagram of a sending node according to another embodiment of an apparatus according to the invention.
- Fig. 11 schematically shows a block diagram of a receiving node according to another embodiment of an apparatus according to the invention.
- Fig. 12 schematically shows switching of a channel according to an embodiment of the invention.
- FIG. 1 the basic topology of a circuit switch time multiplexed network of the kind addressed by the invention is shown.
- the network in Fig. 1 comprises three nodes Nl, N2 , and N3 , each connected to a link comprising two busses carrying bitstreams Bl and B2.
- the bitstream Bl is used for communication in one direction along the link
- the bitstream B2 is used for communication in the other direction along the link.
- a simple two-way structure is shown in Fig. 1, a ring structure or a hub structure or the like may also be used.
- two or more busses (or for that matter two or more single fibers) may be interconnected using switch nodes, thereby creating a network having the structure of a two-dimensional or three dimensional mesh.
- each node is arranged to serve one or more end users by providing access to the bitstreams Bl and B2.
- three end users 11, 12, and 13 are connected to the first node Nl
- three end users 21, 22, and 23 are connected to the second node N2
- three end users 31, 32, and 33 are connected to the third node N3.
- the nodes N2 and N3 When, for example, the end user 21 connected to the second node N2 wants to send information to the end user 32 connected to the third node N3 , the nodes N2 and N3 will establish a communication channel on bitstream Bl . The second node N2 will then transfer data from the sending end user 21 to the bitstream on bitstream Bl, and the third node N3 will in turn transfer said data from bitstream Bl to the receiving end user 32. If information is to be passed from the end user 32 to the end user 21 as well, a similar channel is set up on bitstream B2. Even though the end users have been shown as computers or similar work stations in Fig.
- bitstream Bl is divided into 125 ⁇ s frames. Each frame is in turn divided into 64 bit time slots. The number of time slots within a frame thus depends on the network's bit rate. As is understood, the number of time slots shown in the bitstream frame shown in Fig. 2 is merely illustrative, the actual number of slots within each frame typically being far greater than what is shown in Fig. 2.
- the time slots are generally divided into two groups, control slots C and data slots D.
- the control slots C are used for control signaling between the nodes of the network, i.e. for carrying messages between nodes for the internal operation of the network, such as for channel establishment, slot allocation, and the like.
- the data slots D are used for the transfer of user data, also referred to as "payload data", between end users connected to said nodes .
- each frame comprises one or more synchronization slots S used to synchronize the operation of each node in relation to each frame. Also, to make sure that the number of slots in a frame will not overlap a following cycle, a guard band G is added after the last slot at the end of each frame. As indicated in Fig. 2, the bitstream frame is repeated continuously.
- Each node has access to at least one control slot C and to a dynamic number of data slots D within each frame.
- Each node uses its control slot C to communicate with other nodes within the network.
- the number of data slots D allocated to each node depends upon the transfer capacity requested by the end users served by the respective node. If the end users of a certain node require a large transfer capacity, the node will allocate more data slots for that purpose. On the other hand, if the end users of a certain node merely require a small transfer capacity, the node may limit the number of data slots allocated for that purpose. Also, the number of control slots allocated to each node may be increased or decreased depending on the node's demand for signaling capacity. Hence, the allocation of both time slots and data slots to different nodes may by dynamically adjusted as the network load changes .
- the first node Nl has access to one control slot and one data slot.
- the second node N2 has access to one control slot and three data slots, as a result of its end users currently having a greater need to send data.
- the third node N3 merely has access to one control slot and no data slots as a result of its users temporarily having no need for sending data via the network.
- Figs. 3, 4, 5, 6a, 6b, 7a, and 7b an isochronous, circuit switched communication channel A is shown. For ease of description, it will be assumed in the following that the channel A, being defined by the data slots 5 to 10 of each frame, has been established between nodes N2 and N3 in Fig.
- the purpose of the channel A is to transfer user data from the sending end user 21 via the sending node N2 and the receiving node N3 to the receiving end user 32.
- Fig. 3 shows the structure of the bitstream in a situation when the sending end user 21 has provided node N2 with a 64 bit data block for each of the slots of the allocated channel A.
- every data slot within the channel A carries valid data, which will consequently be read by node N3 and transferred to the end user 32.
- Fig. 4 shows the structure of the bitstream in a situation when the sending end user 21 has failed to provided node N2 with valid 64 bit data blocks for the data slots 7 and 9 within the allocated channel A, these "nonsense" data blocks 7 and 9 thus being designated with the character # in Fig. 4.
- not every data slot within the channel A carries valid data in this frame.
- a node according to prior art since a node according to prior art is not concerned with the contents of the data slots within the data channel A, it will still read every data slot and transfer the content of each data slot, including the nonsense data of slots 7 and 9, to the end user 32, thus leaving it up to the end user to distinguish and separate valid data from nonsense data.
- Fig. 5 shows the structure of the bitstream of Fig. 4 having been modified according to an embodiment of the invention.
- the sending node N2 will detect that the sending end user has failed to provide valid data for slots 7 and 9, for example by the node N2 recognizing that it has not received any data at all for these two slots from the sending end user 21, or by the sending end user 21 transmitting control information to the node N2 stating that there is no valid data for slots 7 and 9.
- the node N2 Upon detecting that there does not exist any valid data for slots 7 and 9, the node N2 will provide each of the slots 7 and 9 with data designating that the respective slot contains non-valid data.
- node N3 will only transfer the valid data blocks provided in the data slots 5, 6, 8, and
- bit pattern P contains zeros in bit positions that corresponds to slots within the frame that, as far as node N2 is aware, contains valid data. More important, the bit pattern P contains ones in bit positions that corresponds to slots within the frame that, as far as node N2 is aware, contains non-valid data.
- the receiving node N3 When reading the bitstream of Fig. 6a, the receiving node N3 will evaluate the bit pattern P of the validity slot 3. By detecting any bit positions, corresponding to data slot positions within the channel A, that contains ones, the receiving node N3 will now which data slots in the channel A that contain valid data and which don't, as will be described more in detail with reference to Fig.
- Figs. 7a and 7b show the situation when a node arranged upstream on bitstream Bl in relation to the sending node N2 , such as node Nl in Fig.
- node N2 upon detecting that there does not exist any valid data for slots 7 and 9, node N2 merely writes existing valid data into the respective slots 5, 6, 8, and 10, making sure not to overwrite the already provided idle- data blocks in slots 7 and 9, resulting in a bitstream of the kind shown in Fig 7b.
- the recei- ving node N3 when reading the bitstream of Fig. 7b, the recei- ving node N3 will merely act the same way as has been described with reference to Fig. 5 above.
- this kind of mechanism may also be used based upon the provision and evaluation of a validity control slot of the kind discussed with reference to Figs. 6a and 6b.
- a sending node apparatus 100 comprises a synchronization detector 110, a time slot counter 120, a processor 130, a network interface 140, an end user interface 150, a RAM 160 comprising a write access table 170 and a slot data table 180, an idle slot generator 190 and a node controller 200.
- the synchronization detector 110 will detect a frame synchronization signal (designated S in Fig. 2) on the bitstream Bl passing accessed by the node apparatus 100 via the network interface 140. Based there- upon, the synchronization detector 110 will restart the time slot counter 120.
- the counter 120 will count the time slot positions passing on bitstream Bl at a predefined bit rate (or at a bit rate generated by a PLL (not shown) locked to the bit-rate received on bitstream Bl via the network interface 140), and will provide a corresponding signal to the processor 130 and to the network interface 140.
- the processor 130 uses the signal from the counter 120 to keep track on which time slot position within the frame that is currently being processed, and the network interface 140 uses the signal from the counter to synchronize the writing of 64 bit data blocks into slots of the passing bitstream Bl .
- the node controller 200 will keep track of all required information as to the allocation of slots to different nodes and to different channels. Hence, the node controller 200 is for example used when establishing new channels on behalf of the end users connected to the user interface 150.
- the node controller has specified in the write access table 170 of memory 160 that the node apparatus 100 may write into slots 2, 5 and 6 (marked X in the array) of each frame.
- the slot 2 is to be used for control signaling to other nodes and the slots 5 and 6 are to be used for the channel A established between the sending end user 21 connected to the node and the receiving end user 32 connected to some other node.
- the user interface 150 is connected to the end users attached to the node apparatus 100, i.e. the end users 21, 22, and 23 in Fig. 1.
- the sending end user 21 (not shown) has sent a data packet 210 to the user interface 150.
- the data packet 210 comprises the 64-bit data block (datal) to be sent to the receiver and an identification of the relevant time slot (slot5) .
- the data block (datal) of the data packet 210 is provided to the corresponding (fifth) data element of the data table 180 of the memory 160 (corresponding to the fifth time slot) in accordance with said slot identification (slot5).
- the data block (datal) of the fifth element of the data table 180 will be read out from the memory
- a corresponding receiving node apparatus 300 comprises a synchronization detector 310, a time slot counter 320, a processor 330, a network interface 340, an end user interface 350, a RAM 360 comprising a read table 370 and an end user address table 380, an idle slot detector 390, and a node controller 400.
- the end user interface 350 is connected to the end users attached to the node apparatus 300, i.e. the end users 31, 32, and 33 in Fig. 1.
- the operation of the synchronization detector 310, the slot counter 320, and the node controller 400 is similar to that described above with reference to Fig. 8, and further description thereof is therefore omitted.
- Fig. 9 the operation of the synchronization detector 310, the slot counter 320, and the node controller 400 is similar to that described above with reference to Fig. 8, and further description thereof is therefore omitted.
- Fig. 9 the operation of the synchronization detector 310, the slot counter 320, and the node controller 400 is similar to that
- the node controller 400 has specified in the read table 370 of memory 360 that the node apparatus 300 shall read from slots 2, 5 and 6 (marked X in said table) . Furthermore, the node controller 400 has specified in the address table 380 that the information recei- ved in slot 2 shall be forwarded to the node controller itself and that information received in slots 5 and 6 shall be forwarded to end user 32. Consequently, slot 2 is a control slot to be used for receiving control signaling from other nodes and the slots 5 and 6 are data slots to be used for the established channel A.
- the idle slot detector 390 When receiving data 405 associated with one of the time slots 2, 4 or 5 marked X in the read table 370, the idle slot detector 390 will determine whether or not the read data is non-valid. If the read data is non-valid, i.e. if the received data 405 contains an idle data block, as has been discussed above, the data is simply ignored and hence not passed on to end users connected to the user interface 350.
- the data 405 is accepted as valid data and the corresponding entry of the address table 380 is accessed in order to find the end user for which the data 405 is intended. If, for example, the data 405 was read out from slot 5, the address table 380 will state that the data shall be sent to the end user 32, and hence the user interface 350 will send a data packet 410 comp- rising the data 405 and an end user identification (user32) to the end user 32.
- FIG. 10 and 11 Alternative embodiments of a sending and a receiving node apparatus according to the invention will now be described with reference to Fig. 10 and 11, respectively.
- the use of an idle slot generator as has been described above with reference to Fig. 8, is replaced by the use of validity tables 185 and 385 of memories 160 and 360, respectively.
- the node apparatuses shown in Figs. 10 and 11 comprises same or similar parts as the node apparatuses described with reference to Figs. 8 and 9, and further description thereof is therefore omitted.
- the node controller 200 has specified in the write access array 170 of memory 160 that the node apparatus 100 may write into slots 2, 3, 5, and 6 (marked X in the array) .
- the slot 2 is to be used for control signaling to other nodes
- the slot 3 is to be used for the sending of a validity bit pattern as discussed above with reference to Fig. 6a and 6b
- the slots 5 and 6 are to be used for the channel A established between the sending end user 21 connected to the node and the receiving end user 32 connected to some other node.
- the proces- sor 130 recognizes that the sending end user 21 has merely provided valid data (datal) for the fifth slot but not for the sixth slot of the cycle, as is indicated by the dash mark in the sixth element of the data table 180.
- the processor therefore marks the sixth element of the validity array 185 with a one (1) , said one designating non-valid data, and creates a validity bit pattern based upon all the entries in the validity array. This validity bit pattern (00000107) is then written into the third entry of the data table 180 corresponding to the validity control slot.
- the validity control slot 3 will be provided with the validity bit pattern (0000010%) and may thus be used by the receiving node to distinguish valid data from non-valid data.
- the node controller 400 has specified in the read table 370 of memory 360 that the node apparatus 300 shall receive data form slots 2, 3, 5, and 6 (marked X in the array) .
- the slot 3 is to be used for the receiving of said validity bit pattern. It has also stated in the address table that the information received in slot 3 shall be used by, or be addressed to the processor 330.
- the processor 330 will receive the bit pattern (0000010%) of slot 3 described above and write this bit pattern into the validity table 385.
- the sixth entry of the validity table 385 will contain a one (1) designating non-valid data.
- the validity table 385 When receiving data 405 associated with one of the time slots 4 or 5 marked X in the read array 370, the validity table 385 will determine whether or not the read data is valid. Consequently, when data 405 is read from the fifth time slot, the processor 330 will find no entry in the corresponding element of the validity table 385 and hence accepted the data as valid data. The corresponding element of the address table 380 is then accessed for the provision of information as to the end user for which the data 405 is intended. Since the data 405 was read out from slot 5, the address table 380 will state that the data shall be sent to the end user 32, and hence the user interface 350 will send a data packet 410 comprising the data 405 and an end user identification (user32) to the end user 32. However, when data 405 is read from the sixth time slot, the processor 330 will find a one (1) in the corresponding entry of the validity array 385 and hence discard the data 405 as being non- valid.
- such a unit may comprise a synchronization detector, a network interface, a counter, a processor, a user interface and a node controller of the kind described above but used in relation to both a sending and a receiving mode.
- FIG. 12 schematically showing a simplified view of a DTM network comprising three nodes Nl , N2 , and N3 and two bitstreams Bl and B3.
- Node Nl provides end users 11, 12, and 13 with access to the bitstream Bl
- node N2 provides switching between bitstreams Bl and B3
- node N4 provides end users 41, 42, and 43 with access to bitstream B3.
- Fig. 12 it is assumed that the end user 11 has requested a channel to the end user 41 and that an iso- chronous channel has been established as a result thereof from node Nl on bitstream Bl to node N4 on bitstream B3 via the intermediate node N2 , wherein the intermediate node provides time slot mapping of the channel between bitstream Bl and bitstream B3.
- the intermediate node provides time slot mapping of the channel between bitstream Bl and bitstream B3.
- the channel is defined to comprise the first four time slot within each frame of bitstream Bl and the third, fourth, seventh and eighth time slot within each frame on bitstream B3 , Consequently, the intermediate node is arranged to map the content of the first, second, third and fourth time slot on bitstream Bl into the third, fourth, seventh and eighth time slot, respectively, on bitstream B3.
- the intermediate node N2 while not being the actual receiving node of the channel, will map the content of the second time slot on bitstream Bl into the fourth time slot on bitstream B4 irrespective of whether or not it contains valid or non- valid data. Consequently, the idle data block read from the second time slot on bitstream Bl will be mapped into the fourth time slot on bitstream B3 , marking said fourth time slot as containing non-valid data. As a result, node N4 will detect that the fourth time slot of the current frame contains non-valid data and will therefore only forward data contained in slot three, seven and eight on bitstream B3 to the receiving end user 41.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Time-Division Multiplex Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98945680A EP1033012A2 (en) | 1997-09-24 | 1998-09-10 | Method, system and apparatuses for transferring information between nodes in a circuit switched time division multiplexed network |
AU92867/98A AU9286798A (en) | 1997-09-24 | 1998-09-10 | Method, system and apparatuses for transferring information between nodes in a circuit switched time division multiplexed network |
US09/535,438 US6504840B1 (en) | 1997-09-24 | 2000-03-23 | Method, system and apparatus for transferring information between nodes in a circuit switched time division multiplexed method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9703449A SE9703449D0 (en) | 1997-09-24 | 1997-09-24 | Method, system and apparatus for transferring information between nodes in a time division multiplexed network |
SE9703449-0 | 1997-09-24 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/535,438 Continuation-In-Part US6504840B1 (en) | 1997-09-24 | 2000-03-23 | Method, system and apparatus for transferring information between nodes in a circuit switched time division multiplexed method |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999016215A2 true WO1999016215A2 (en) | 1999-04-01 |
WO1999016215A3 WO1999016215A3 (en) | 1999-06-24 |
Family
ID=20408357
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE1998/001608 WO1999016215A2 (en) | 1997-09-24 | 1998-09-10 | Method, system and apparatuses for transferring information between nodes in a circuit switched time division multiplexed network |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1033012A2 (en) |
AU (1) | AU9286798A (en) |
SE (1) | SE9703449D0 (en) |
WO (1) | WO1999016215A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001001638A1 (en) * | 1999-06-28 | 2001-01-04 | Net Insight Ab | Method and arrangement for time and space switching data between incoming and outgoing bit streams, each belonging to a different clock domain |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0397138A2 (en) * | 1989-05-10 | 1990-11-14 | Alcatel N.V. | Embedded control technique for distributed control systems |
-
1997
- 1997-09-24 SE SE9703449A patent/SE9703449D0/en unknown
-
1998
- 1998-09-10 EP EP98945680A patent/EP1033012A2/en not_active Withdrawn
- 1998-09-10 WO PCT/SE1998/001608 patent/WO1999016215A2/en not_active Application Discontinuation
- 1998-09-10 AU AU92867/98A patent/AU9286798A/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0397138A2 (en) * | 1989-05-10 | 1990-11-14 | Alcatel N.V. | Embedded control technique for distributed control systems |
Non-Patent Citations (3)
Title |
---|
"A Multi-Channel Network Architecture Based on Fast Circuit Switching/ a PhD Dissertation Per Lindgren, May 1996, TRITA-IT R 96:08, ISSN 1103-534X, ISRN KTH/IT/R-96/08-SE", pages 99-156. * |
"Circuit Switching for High Performance Integrated Services Networks, a PLD Dissertation Christer Bohm, June 1996, TRITA-IT R 96:10, ISSN 1103-534X ISRN KTH/IT/R-96/10-SE", pages 69-73. * |
COMPUTER NETWORKS AND ISDN SYSTEMS, Volume 24, No. 2, April 1992, (Amsterdam), LARS GAUFFIN et al., "Multi-Gigabit Networking Based on DTM", pages 119-130. * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001001638A1 (en) * | 1999-06-28 | 2001-01-04 | Net Insight Ab | Method and arrangement for time and space switching data between incoming and outgoing bit streams, each belonging to a different clock domain |
Also Published As
Publication number | Publication date |
---|---|
EP1033012A2 (en) | 2000-09-06 |
AU9286798A (en) | 1999-04-12 |
SE9703449D0 (en) | 1997-09-24 |
WO1999016215A3 (en) | 1999-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0924901B1 (en) | Gigabit ethernet interface to synchronous network (Sonet) ring | |
US7248588B2 (en) | Method for transmitting data packets and network element for carrying out the method | |
US6658006B1 (en) | System and method for communicating data using modified header bits to identify a port | |
US10841674B2 (en) | Timeslot management method, a related network terminator, a related line terminator and an upstream signal frame structure for a time division multiple access system | |
US5467346A (en) | Packet communication method and packet communication apparatus | |
JP4125109B2 (en) | Interface device, SONET demultiplexing device, transmission system, and frame transmission method | |
US6504840B1 (en) | Method, system and apparatus for transferring information between nodes in a circuit switched time division multiplexed method | |
KR980013126A (en) | ATM Switching System and ATM Switching Method | |
US6101184A (en) | Data switching method and data switching apparatus for efficiently handling scan data in information communication network | |
US6331989B1 (en) | Multiplex transmission method and system | |
JP3379759B2 (en) | Cell relay transmission mechanism | |
US6628659B1 (en) | ATM cell switching system | |
AU718929B2 (en) | Signal transfer device in a telecommunications network | |
US7023836B2 (en) | Transport interface for time division frames | |
US5768265A (en) | Duplex signal multiplexing system | |
WO1999016215A2 (en) | Method, system and apparatuses for transferring information between nodes in a circuit switched time division multiplexed network | |
US7042845B1 (en) | System and method for time division multiplexed switching of data using a high-speed packet switch | |
EP1111958B1 (en) | Method to divide upstream timeslots in a time division multiple access system, related line terminator and related network terminator | |
EP0817438A2 (en) | ATM exchange apparatus and related method | |
US20020141411A1 (en) | Apparatus for line-concentrating and distributing PPP frame data | |
JPH0522403A (en) | Stm-atm mutual conversion control system0 | |
CA2375858C (en) | An atm-based multi-terminal client interior installation | |
KR20010009937A (en) | Apparatus of Interfacing Asymmetric Digital Subscriber Line Subscribers in the Asynchronous Transfer Mode Multiplex System | |
ITMI970328A1 (en) | SYSTEM FOR THE TRANSMISSION OF DATA BETWEEN A CENTRAL UNIT AND A PLURALITY OF PERIPHERAL UNITS THROUGH A SYNCHRONOUS AD BUS | |
JPH05276187A (en) | Alarm issuing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09535438 Country of ref document: US |
|
NENP | Non-entry into the national phase in: |
Ref country code: KR |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1998945680 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1998945680 Country of ref document: EP |
|
NENP | Non-entry into the national phase in: |
Ref country code: CA |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1998945680 Country of ref document: EP |