WO1999007065A1 - Systems and methods for automatic deviation setting and control in radio transmitters - Google Patents
Systems and methods for automatic deviation setting and control in radio transmitters Download PDFInfo
- Publication number
- WO1999007065A1 WO1999007065A1 PCT/US1998/015665 US9815665W WO9907065A1 WO 1999007065 A1 WO1999007065 A1 WO 1999007065A1 US 9815665 W US9815665 W US 9815665W WO 9907065 A1 WO9907065 A1 WO 9907065A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- controlled oscillator
- channel frequencies
- frequency
- input signal
- control input
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 23
- 230000004044 response Effects 0.000 claims abstract description 13
- 230000001413 cellular effect Effects 0.000 claims abstract description 9
- 238000005259 measurement Methods 0.000 claims description 24
- 230000008859 change Effects 0.000 claims description 14
- 238000004519 manufacturing process Methods 0.000 claims description 7
- 230000035945 sensitivity Effects 0.000 abstract description 19
- 230000006870 function Effects 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 5
- 238000012935 Averaging Methods 0.000 description 3
- 238000004422 calculation algorithm Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000001914 filtration Methods 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- IRLPACMLTUPBCL-KQYNXXCUSA-N 5'-adenylyl sulfate Chemical compound C1=NC=2C(N)=NC=NC=2N1[C@@H]1O[C@H](COP(O)(=O)OS(O)(=O)=O)[C@@H](O)[C@H]1O IRLPACMLTUPBCL-KQYNXXCUSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 230000000803 paradoxical effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0966—Modifications of modulator for regulating the mean frequency using a phase locked loop modulating the reference clock
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/095—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation to the loop in front of the voltage controlled oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
- H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
Definitions
- the present invention generally relates to radio communications, and more particularly to frequency-modulation in radio transmitters.
- FM transmitters can impress voice signals on a radio frequency by applying a voiceband voltage signal to a voltage controlled oscillator operating at an output frequency.
- the mean frequency is accurately controlled to a desired channel frequency relative to an accurate crystal reference with the aid of a phase-lock loop or frequency synthesizer.
- the voiceband signal causes instantaneous deviation of the frequency from the mean in step with the voice waveform from the microphone. This relationship between voice signal and frequency deviation generally should be controlled to tight tolerances. Too great a deviation may cause the signal to stray momentarily into neighboring channels causing "splatter" interference. Too little deviation may reduce the speech volume at the receiver and impair intelligibility under noisy conditions.
- controlled oscillator such as a VCO 10 produces an output at point B that is frequency modulated by a modulating signal presented to the input at point A.
- the VCO is controlled to oscillate at a desired channel center frequency by the fractional -N synthesizer loop comprising loop filter 11, phase error detector 12 and fractional-N synthesizer or divider 13. More details of the operation of fractional-N synthesizers, phase detectors and design of loop filters can be found in U.S. Patent Nos. 5,095,288 and 5,180,933 to the present inventor, which patents are hereby incorporated by reference herein.
- the modulation signal from input A frequency modulates the output signal frequency via two paths, known as two-point modulation.
- the two paths are sometimes known as "in-loop” and "out-of-loop” modulation, or “closed loop” and “open loop” modulation.
- the closed loop modulation is applied by digitizing the modulation signal using analog to digital convertor 14 to obtain a series of numerical samples representing the modulating waveform.
- the numerical sample values are digitally added to the channel code N+dN by the fractional-N synthesizer 13 to determine the instantaneous channel frequency plus the instantaneous frequency deviation due to modulation.
- the fractional-N divider 13 then causes the phase lock loop to attempt to control the VCO 10 to this value.
- the modulation may not faithfully be transferred to the VCO due to the bandwidth limitation imposed by loop filter 11.
- the open loop modulation - may then be applied to the VCO directly, bypassing the loop filter. This can be thought of as forewarning the VCO of the coming frequency change the loop will demand.
- the VCO is then able to adopt the new frequency more or less simultaneously with the phase lock loop demanding the change, so that reduced error occurs in the loop. Therefore, the loop filter may not impose a bandwidth limit on the modulation.
- the direct modulation is preferably applied to the VCO at a point where a flat modulation frequency response will result. It can, in principle, be applied by voltage addition after loop filter 11, but it is undesirable to attach additional components to the VCO control line due to its extreme sensitivity to interference pick up. Therefore the direct modulation is preferably applied as another input to the loop filter, using components -Ro and Co/ as impedance-scaled versions of the loop filter components Ro,Co. Since the time constant of ( ⁇ -Ro)(Co/ ) is the same as RoCo, the resulting frequency response is flat and scaled down by the factor from the modulation sensitivity available on the VCO control line.
- the series capacitor Co/ ⁇ also has the desirable effect of isolating the VCO from whatever DC level may exist at point A, which may not be the same as the DC level on the VCO control line since this is frequency channel dependent.
- the frequency versus control voltage is unlikely to be perfectly linear, so that the tangential modulation sensitivity dF/dV generally is not of constant slope but varies with frequency.
- This characteristic curve was nevertheless anticipated to be constant in the design of FIG. 1 and scaling values compensating for this fixed curve are precomputed and stored in ROM 16. Indeed, the VCO adjustment needed in any case in factory production can be used to ensure that the nominal curve of tangential modulation sensitivity versus frequency channel is reproduced in each unit.
- Compensation for the variation of tangential modulation sensitivity versus frequency can be achieved by scaling the direct modulation signal using a multiplying DtoA convertor 15 which multiplies an analog input signal at point A by an 8-bit digital number representing values between 0/256 and 255/256 in steps of 1/256.
- the 8-bit scaling constants to equalize the modulation deviation at all channel frequencies are precomputed and stored in memory such as read only memory (ROM) 16. These values were generally not adapted from one model to another and were generally not updated after delivery from the factory. In order to use a fixed ROM table of scaling values, however, manual alignment and adjustment of the VCOs in the factory may be required in order to achieve an expected tangential modulation sensitivity curve.
- ROM read only memory
- the present invention provides automatic deviation setting and control in frequency modulation (FM) radio transmitters so that the deviation can be controlled notwithstanding variations in the sensitivity of the controlled oscillator as a function of frequency, temperature, time and/or other factors. Accordingly, accurate scaling constants may be used during the life of the transmitter.
- FM frequency modulation
- FM radio transmitters frequency modulate an input signal on one of a plurality of output channel frequencies.
- the FM radio transmitter comprises a phase lock loop including a controlled oscillator which produces the frequency modulated input signal on one of the plurality of output channel frequencies in response to a control input that is applied thereto.
- a sealer is responsive to the input signal and to at least one scaling constant. The sealer scales the input signal based upon the at least one scaling constant and provides the scaled input signal to the phase lock loop to produce the frequency modulated input signal on one of the plurality of channel frequencies.
- An automatic deviation control system measures the control input that is applied to the controlled oscillator when tuned to one of the plurality of output channel frequencies, and updates at least one of the scaling constants based upon the measured control input.
- the sensitivity of the voltage controlled oscillator may be measured by computing the slope of the voltage controlled oscillator frequency/voltage characteristic obtained by the above measurements.
- the value of the slope at a selected frequency of operation may then be used to scale the input signal to thereby obtain a desired modulation frequency deviation.
- the scaling may, for example, be facilitated by digitizing the input signal using an analog-to-digital converter where necessary, performing premodulation filtering, companding, deviation limiting or any other conventional signal conditioning function using digital signal processing.
- the resulting number stream may then be scaled by multiplying each value with the scaling constant before digital-to-analog conversion to obtain a scaled baseband signal for application to the frequency control input of a controlled oscillator.
- correct frequency deviation may be obtained even when then controlled oscillator slope sensitivity is different at different frequencies or when it changes from model to model, time to time or with temperature.
- control input that is applied to the controlled oscillator may be measured first during manufacture thereof and at least one of the scaling constants may be set.
- the control input that is applied to the controlled oscillator may again be measured during operation thereof after manufacture, and the at least one of the scaling constants updated. Repeated or periodic updates may be made.
- the automatic deviation control system repeatedly measures the control input that is applied to the controlled oscillator at a first plurality of output channel frequencies and computes the scaling constants for a second plurality of output channel frequencies.
- automatic deviation control may repeatedly measure the control input which is applied to the controlled oscillator at some of the plurality of output channel frequencies, and compute updated scaling constants for other or all of the plurality of output channel frequencies by interpolation.
- the interpolation may be linear interpolation, quadratic interpolation, higher order interpolation or other conventional interpolations.
- the automatic deviation control system may measure the control input that is applied to the controlled oscillator in response to a user command such as first turning on the apparatus after a period of non-use.
- the automatic deviation control system can scan the controlled oscillator through a plurality of channel frequencies, measure the control input that is applied to the controlled oscillator at the plurality of channel frequencies and update the scaling constants corresponding to the other or all channel frequencies.
- control input that is applied to the controlled oscillator is measured each time power is applied to the FM radio transmitter.
- control input that is applied to the controlled oscillator can be measured even during frequency modulation of one of the channel frequencies, by averaging out the frequency modulation using a filter to obtain the mean value of the control input.
- the scaling constants may be updated for at least one channel frequency based upon the measurement of the mean control input.
- the automatic deviation control system may include an analog-to- digital converter which converts the oscillator control input into a digital signal, and a control processor which is responsive to the digital signal to calculate at least one modulation scaling constant.
- the sealer may comprise a digital signal processor which is responsive to the input signal and to the at least one scaling constant.
- the digital signal processor scales the input signal based upon the at least one scaling constant and provides the scaled input signal to the phase lock loop to produce the frequency modulated output signal on one of the plurality of channel frequencies.
- the present invention is particularly advantageous for cellular radiotelephones wherein the sensitivity of the voltage controlled oscillator may deviate over the range of cellular telephone channel frequencies and may also deviate over time and/or temperature.
- FIG. 1 is a block diagram of a conventional FM transmitter including modulation compensation.
- FIG. 2 is a block diagram of an FM transmitter including automatic deviation control according to the present invention.
- FIG. 3 is a block diagram of a cellular radiotelephone employing automatic deviation control according to the present invention.
- a phase lock loop synthesizer 300 is comprised of a controlled oscillator such as a Voltage Controlled Oscillator (VCO) 100, loop filter 101, a phase detector 102, and a synthesizer control circuit 103.
- the phase lock loop synthesizer 300 also includes an input for a direct or open loop frequency modulation signal to be injected and an output for measuring the mean control voltage used to tune the VCO to a given channel frequency.
- the phase detector 102 is preferably of charge pump type and the digital synthesizer control circuit 103 is preferably of fractional-N type.
- the synthesizer 300 may comprise the type disclosed in the aforementioned incorporated U.S. patents.
- a digital signal processor 104 generates frequency modulating signals as a series of numerical samples.
- the digital modulation samples can be fed directly to the fractional-N synthesizer control circuit 103 to apply closed loop modulation, which is optional, particularly in a pure analog (audio) FM application.
- Closed loop modulation may not require scaling as a function of channel frequency and may not have to be DtoA converted.
- Closed loop modulation may be applied by causing the fractional-N divider to divide by N or N+l according to a sigma-delta modulation pattern as described in cofiled U.S. Application Serial No. , entitled "Frequency Synthesizer Systems and Methods for Three- Point Modulation With a DC Response " to the present inventor (Attorney Docket 8194-97), the disclosure of which is hereby incorporated by reference herein.
- the open-loop modulation generated by the DSP is scaled as a function of channel frequency by using the scaling constant supplied from control processor 200.
- the scaled open loop modulation is then output from the DSP 104 and converted to an analog modulating signal using a DtoA convertor 105, which can include interpolating low-pass filters to reconstruct a continuous-time signal from a series of discrete waveform samples.
- the DtoA convertor 105 can also employ sigma-delta modulation as described in the incorporated and cofiled application.
- the analog modulation signal from the DtoA convertor 105 is then added into the PLL control loop 101 via the resistor of value ⁇ Ro and a capacitor of value Co/ ⁇ to provide a flat modulation frequency response.
- Control processor 200 can implement the inventive function of automatically determining the scaling constant that should be used for a particular VCO and channel frequency, so that the frequency deviation of the output signal by the modulation can be held within tighter tolerances.
- Control processor 200 is able to determine the scaling constants by measuring the VCO's frequency versus voltage (or current) control curve using AtoD convertor 106 to sample the mean VCO control signal and convert it to digital form.
- the control processor controls the AtoD convertor 106 to sample and digitize the VCO control signal at a time when the VCO is expected to have settled after a change in frequency to a new frequency, by allowing enough settling time before making the measurement.
- the measurement of control voltage is preferably made at the top of the principal integrator capacitor of value Co as shown in FIG.
- the AtoD converter 106 it is a less interference-sensitive point to which to connect the AtoD converter 106. Moreover, the voltage on the capacitor is nearer a true mean value and less affected by loop noise and transients. Finally, the modulation is attenuated by the filtering action of resistor Ro and the capacitor Co and will thus not corrupt the measurement. However, the measurement can be made at any other suitable point of the VCO control path.
- control processor 200 is connected to a Man-Machine Interface (MMI) which is a generic term for transducers such as keyboards, displays, or buzzers which inform the human user about status and accept commands from the keypad.
- MMI Man-Machine Interface
- the control processor 200 can also receive information via a receiver (not shown) from a network or base station (not shown) which allocates frequency channels to use for transmission in response to a service request initiated via the MMI for example.
- control processor 200 determines a corresponding synthesizer programming code comprising at least N (and dN if a fractional-N synthesizer is used) and sends the programming code on a buss to the synthesizer.
- control processor 200 causes AtoD convertor 106 to sample and measure the VCO control signal level V and reads it from the AtoD convertor 106. Thus a corresponding pair of coordinates (N,V) is obtained every time a new frequency control code N is programmed.
- the product can be caused to sequentially tune its synthesizer through all possible channels and to record V versus N for all channels in the microprocessor's EPROM or EEPROM (Electrically Programmable Read Only Memory or Electrically Erasable and Programmable Read Only Memory).
- EPROM Electrically Programmable Read Only Memory
- EEPROM Electrically Erasable and Programmable Read Only Memory
- an EEPROM is a type of Read and Write memory, the contents of which are remembered when power is off, i.e. non-volatile memory. Random Access Memory may be rendered non-volatile using battery back-up, but may not be preferred.
- Another alternative is to use volatile RAM which loses its contents if the main battery is removed or discharged, and to always execute the factory set-up procedure anew upon power-up, whereby a number of channels are selected sequentially and the corresponding synthesizer control voltages are recorded.
- channels are spaced 30KHz apart over a 25MHz total bandwidth providing about 400 channels in total.
- the sampling density need only be sufficient to capture the main changes of slope of the VCO control characteristic.
- control processor 200 can estimate the tangential modulation sensitivity, that is the slope in Megahertz or Kilohertz change in frequency per unit change in the control signal for any channel number, including channel numbers not included in the table. This estimate can be made by a combination of interpolation or curve fitting combined with numerical differentiation of the curve to determine the slope dF/dV.
- control processor 200 can determine the inverse of the tangential modulation sensitivity, that is dV/dF. This is directly related to the scaling constant required when scaling is by multiplication. If dF/dV is computed, then scaling would be by division by that value. Since multiplication is generally simpler than division, it is convenient to compute dV/dF, although dF/dV could be computed and its reciprocal taken.
- the control processor does not need to recompute the scaling constant every time a new measurement is made. Rapid changes in VCO characteristics are not expected, so it can suffice to make an offline update to stored table values so as not to place a real-time burden on processor 200.
- the updating of values using recent measurements can for example be performed as a background task.
- Algorithms of various degrees of sophistication can be programmed in control processor 200 for determining the scaling constant dV/dF for a given channel. Three will be described: linear interpolation, quadratic interpolation and higher order interpolation.
- control voltage is related to channel number by a second order polynomial (quadratic) as follows:
- V aN 2 + bN + c
- Nl are table points, the following procedure may be performed:
- V3 -2.V2+V1 V3-V1 b 0
- dV/dF (V3-2.V2+V1)(N-N2) + (V3-Vl)/2.
- Values 4dV/dF or 8dV/dF may also be used. The choice is related to the art of manually keeping track of the position of the point when attempting to minimize rounding error in programming fixed point calculations, which will be understood by a person of normal skill in the art and does not need to be described further here.
- N-N2 will always be between -1/2 and +1/2. Since voltages Vi will most likely be stored to no more than 8-bit accuracy, excessive precision in the computation is generally unwarranted. 8-bit , i.e. single byte quantities are likely to suffice. If differences between 8-bit quantities such as V3-V1 are very small, only a few LSBs, it is an indication that table values are too close together and fewer can be used. Alternatively, the points (N3,V3),(N2,V2),(N1,V1) chosen for performing quadratic interpolation can be further apart than one point in the table in order to obtain a larger difference V3-V2.
- control processor 200 of an inverse sensitivity dV/dF to be used as a multiplicative modulation scaling factor relies upon the existence in memory of a current table of values of VCO control signal V versus frequency channel number N.
- the table can be first constructed in the factory, but preferably continues to be automatically updated during the life of the product. If suitable opportunities arise, the apparatus can remeasure the entire table periodically.
- a command menu item captioned "recalibrate" can be included in the Man-Machine Interface to allow either the user or service personnel to trigger such operations.
- An alternative will now be described to illustrate how the table can be updated in normal service after every single new measurement of a point (N,V).
- control parameter is stored only to 8-bit accuracy, then the least change it is possible to make is one LSB. If this is too coarse, the V-values can alternatively be stored to 16-bit accuracy even if they can be measured only to 8-bit precision and even if only the most significant 8 digits need be used to calculate the value of dV/dF with adequate precision.
- Equation (1) a calculation of quadratic coefficients (a,b) is very simple even with 16-bit V-values, needing no more than 16-bit addition, subtraction and a right shift for division by two if necessary.
- the value of N-N2 is a fractional value if table values are considered to be spaced by one frequency unit.
- dV/dF is then given by:
- table spacing dN can be chosen to be a number of channels equal to a power of two, so that the value of dV/dF is given by
- Equation (2) with an appropriate right shift or imagined point placement to account
- V A(N-N2) 2 + BdN(N-N2) which is scaled by 2dN 2 , and when dN is
- V is then compared with the measurement V, taking regard to left shift V an equal number of places, in order to determine the error 'e' between the
- V-values stored in the table should now be updated in such a direction as to reduce the error, but preferably not all the way, as some averaging may be desired over many measurements. Since three values VI ,V2,V3 contribute to making the prediction V, and N lies somewhere in the middle of the three values Nl ,N2 and N3, all of VI, V2 and V3 may be up from the single new measurement.
- V old V + e-grad(V)
- This may not provide a converging learning process as the quadratic term is magnified at each update.
- the main reason for an error is that the whole curve of voltage versus frequency has merely shifted up or down by a constant amount due to a temperature change for example. If this assumption were true, then all points would be updated by an equal shift in a direction which minimizes the error.
- a new V2 value can be calculated using equations (3), and then VI and V3 lying on either side of V2 can be updated by adding DELTA/2; Vo and V4 lying two points away from V2 can be updated by DELTA/4, and so on, where DELTA is the difference between the old and new V2 values.
- FIG. 3 illustrates the use of the invention in a two-way radio telephone such as a cellular phone.
- a receiver chain for receiving information comprises from a network station comprises antenna 300, transmit/receive duplexing filters 301 to permit the transmitter and receiver to operate simultaneously using the same antenna 300, receive downconvertor 302, first intermediate frequency filter 303a, second downconvertor and I.F. amplifier subsystem which provides received signal strength information (RSSI) and hardlimited 2nd IF signals into signal processor 104, 200 which contains DSP 104 and control processor 200 of Figure 2 as well as AtoD converters 306a, and which can also include the logpolar convertor of U.S. Patent No. 5,048,059 which is hereby incorporated by reference herein.
- RSSI received signal strength information
- Processor 104, 200 demodulates received signals to decode speech or data traffic and signalling messages, and drives the earpiece, buzzer and display of the Man Machine Interface.
- Downconvertor 302 incorporates first local oscillator 307 which is controlled by the main frequency synthesizer circuit 308.
- Circuit 308 can also include a second, fixed frequency synthesizer for controlling the second local oscillator part of IF system 303.
- First local oscillator (LO) 307 is tuned to different channels by control processor 200 sending programming information to main synthesizer 308, according to the channel allocated for communications.
- the transmitter in this example for transmitting frequency modulated signals preferably comprises a combined oscillator/power amplifier module 305 for generating a transmit signal at a center frequency Ftx. Denoting the receive frequency channel by Frx, the relation
- Ftxoff which is called the transmit offset frequency. Ftxoff is the amount by which the receive local oscillator 307 frequency differs from the desired transmit frequency. Transmit downconvertor 309 mixes the transmitter frequency signal from PA/VCO
- the signal is divided by N in divider 311 and compared in phase comparator 312 with a reference frequency.
- the reference frequency is produced by dividing a signal from reference oscillator 314 by 'M * in divider 313.
- At least one, and preferably both of dividers 311, 313, has division ratio N,M or both) controlled by a signal on a programming bus from processor 104.
- This can be a sigma-delta signal that alternates the division ratios in a pattern designed to produce a mean division ratio such that the error signal from phase comparator 312 is zero in the mean when the PA/VCO is producing the correct transmit frequency and downconvertor 309 is producing the expected frequency Ftxoff.
- Loop filter 310 filters the phase error signal from comparator 312 to produce a frequency control signal for PA/VCO 305.
- the sigma-delta pattern of successive division ratios is also chosen to provide the desired frequency modulation, that is the closed-loop modulation part of a two-point modulation system, as described in more detail in the aforementioned cofiled U.S. Patent Application.
- the phase lock loop comprising PA/VCO 305, dividers 311, 313, phase error detector 312 and loop filter 310 can employ any or all of the improvements described in the incorporated applications, including controlling both dividers 311, 313 and controlling the gain or current output level of phase detector 312 so as to maintain constant lopop bandwidth.
- the open-loop part of the modulation is applied from DSP 104 via DtoA convertor and series components Co/ ⁇ , ⁇ -Ro, and can include ripple compensation for canceling unwanted modulation caused by the pattern of alternating division ratios as well as wanted modulation, as described in the incorporated application.
- the current invention may be embodied by extracting a sample of the frequency voltage for PA/VCO 305 from loop filter 310 and AtoD converting it using convertor 106 and reading the converted value into control processor 200 or alternatively DSP 104.
- a table can be built up in processor memory of control voltage versus the channel to which PA/VCO 305 is tuned, and hence a scaling compensation for the open-loop modulation can be learned as described above.
- table values can be devised by a person skilled in the art, and can be tested by simulation first, using a model for likely variations in VCO characteristics due to temperature, supply voltage etc. in order to verify that the chosen algorithm is well-behaved.
Landscapes
- Transmitters (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU85990/98A AU8599098A (en) | 1997-07-31 | 1998-07-29 | Systems and methods for automatic deviation setting and control in radio transmitters |
EP98937226A EP1000461B1 (en) | 1997-07-31 | 1998-07-29 | Systems and methods for automatic deviation setting and control in radio transmitters |
BR9810828-0A BR9810828A (en) | 1997-07-31 | 1998-07-29 | Frequency modulation radio transmitter, and, bypass control process for a frequency modulation radio transmitter |
CA002296309A CA2296309A1 (en) | 1997-07-31 | 1998-07-29 | Systems and methods for automatic deviation setting and control in radio transmitters |
JP2000505679A JP2001512912A (en) | 1997-07-31 | 1998-07-29 | Frequency modulation wireless transmitter and deviation control method |
DE69811084T DE69811084T2 (en) | 1997-07-31 | 1998-07-29 | SYSTEMS AND METHODS FOR THE AUTOMATIC FREQUENCY STROKE ADJUSTMENT AND CONTROL IN BROADCASTING TRANSMITTERS |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/904,131 | 1997-07-31 | ||
US08/904,131 US5983077A (en) | 1997-07-31 | 1997-07-31 | Systems and methods for automatic deviation setting and control in radio transmitters |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999007065A1 true WO1999007065A1 (en) | 1999-02-11 |
Family
ID=25418618
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1998/015665 WO1999007065A1 (en) | 1997-07-31 | 1998-07-29 | Systems and methods for automatic deviation setting and control in radio transmitters |
Country Status (9)
Country | Link |
---|---|
US (1) | US5983077A (en) |
EP (1) | EP1000461B1 (en) |
JP (1) | JP2001512912A (en) |
CN (1) | CN1265785A (en) |
AU (1) | AU8599098A (en) |
BR (1) | BR9810828A (en) |
CA (1) | CA2296309A1 (en) |
DE (1) | DE69811084T2 (en) |
WO (1) | WO1999007065A1 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001168644A (en) * | 1999-10-22 | 2001-06-22 | Motorola Inc | Method and device for calibrated frequency modulation phase locked loop |
EP1178601A1 (en) * | 2000-08-04 | 2002-02-06 | Motorola, Inc. | Frequency modulation using a digital filter for baseband waveshaping |
EP1063766A3 (en) * | 1999-06-25 | 2002-07-10 | Infineon Technologies AG | Modulator for phase and frequency modulation using a PLL circuit and method |
NL1017824C2 (en) * | 2000-08-28 | 2002-08-06 | Samsung Electronics Co Ltd | Low-noise frequency modulator with variable carrier frequency. |
WO2002099961A2 (en) * | 2001-06-07 | 2002-12-12 | Infineon Technologies Ag | Two-point modulator comprising a pll circuit and a simplified digital pre-filtering system |
WO2003032493A2 (en) * | 2001-09-28 | 2003-04-17 | Infineon Technologies Ag | Compensating method for a pll circuit that functions according to the two-point principle, and pll circuit provided with a compensating device |
WO2003073601A2 (en) * | 2002-02-22 | 2003-09-04 | Infineon Technologies Ag | Method for adjusting a two-level modulator and two-level modulator with an adjusting device |
WO2003081868A2 (en) * | 2002-03-26 | 2003-10-02 | Infineon Technologies Ag | Two-point modulator assembly |
EP1422822A2 (en) * | 2002-10-19 | 2004-05-26 | Motorola, Inc. | Frequency generation in a wireless communication unit |
DE10320177B3 (en) * | 2003-05-06 | 2004-06-17 | Siemens Ag | HF circuit for amplitude and phase modulation of HF carrier signal for mobile radio communications device with bandwidth setting device for phase or amplitude regulation circuit |
WO2004062085A1 (en) * | 2002-12-26 | 2004-07-22 | Freescale Semiconductor, Inc. | Modulator using compensation or frequency deviation, and method |
WO2004079912A1 (en) * | 2003-03-04 | 2004-09-16 | Tait Electronics Limited | Improvements relating to frequency and/or phase lock loops |
WO2007058371A1 (en) * | 2005-11-15 | 2007-05-24 | Matsushita Electric Industrial Co., Ltd. | Method of continuously calibrating the gain for a multi-path angle modulator |
EP1940018A1 (en) * | 2005-10-21 | 2008-07-02 | Matsushita Electric Industrial Co., Ltd. | Fm modulator |
US7706495B2 (en) | 2004-03-12 | 2010-04-27 | Panasonic Corporation | Two-point frequency modulation apparatus |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6292522B1 (en) * | 1997-11-13 | 2001-09-18 | Lsi Logic Corporation | Frequency decoder databank for phase-locked loop |
DE69826835T2 (en) * | 1998-05-29 | 2006-02-23 | Motorola Semiconducteurs S.A. | frequency synthesizer |
DE19854167C2 (en) * | 1998-11-24 | 2000-09-28 | Siemens Ag | Frequency-stabilized transmission / reception circuit |
US6418174B1 (en) * | 1999-02-19 | 2002-07-09 | Rf Micro Devices, Inc. | Frequency shift key modulator |
US6163276A (en) * | 1999-05-17 | 2000-12-19 | Cellnet Data Systems, Inc. | System for remote data collection |
US6526113B1 (en) | 1999-08-11 | 2003-02-25 | Broadcom Corporation | GM cell based control loops |
US6993106B1 (en) | 1999-08-11 | 2006-01-31 | Broadcom Corporation | Fast acquisition phase locked loop using a current DAC |
US6389092B1 (en) * | 1999-08-11 | 2002-05-14 | Newport Communications, Inc. | Stable phase locked loop having separated pole |
CA2281522C (en) * | 1999-09-10 | 2004-12-07 | Philsar Electronics Inc. | Delta-sigma based two-point angle modulation scheme |
JP3360667B2 (en) * | 1999-12-01 | 2002-12-24 | 日本電気株式会社 | Synchronization method of phase locked loop, phase locked loop, and semiconductor device provided with the phase locked loop |
US7519333B2 (en) * | 2000-07-03 | 2009-04-14 | Texas Instruments Incorporated | Radio architecture for use with frequency division duplexed systems |
DE10104775A1 (en) * | 2001-02-02 | 2002-08-29 | Infineon Technologies Ag | Matching procedure for a transceiver with two-point modulation |
DE10108636A1 (en) * | 2001-02-22 | 2002-09-19 | Infineon Technologies Ag | Adjustment method and adjustment device for PLL circuit for two-point modulation |
US6674331B2 (en) * | 2001-11-09 | 2004-01-06 | Agere Systems, Inc. | Method and apparatus for simplified tuning of a two-point modulated PLL |
GB2383205B (en) * | 2001-12-14 | 2005-02-16 | Ifr Ltd | Low noise synthesiser |
US6724265B2 (en) * | 2002-06-14 | 2004-04-20 | Rf Micro Devices, Inc. | Compensation for oscillator tuning gain variations in frequency synthesizers |
GB0218166D0 (en) * | 2002-08-06 | 2002-09-11 | Mbda Uk Ltd | Waveform lineariser |
US6909331B2 (en) * | 2002-08-28 | 2005-06-21 | Qualcomm Incorporated | Phase locked loop having a forward gain adaptation module |
DE10250893B4 (en) * | 2002-10-31 | 2008-04-03 | Advanced Micro Devices, Inc., Sunnyvale | Method and apparatus for determining the dimension of a feature by varying a resolution determining parameter |
US7307480B2 (en) * | 2002-10-31 | 2007-12-11 | Qualcomm Incorporated | Low latency frequency switching |
US6834183B2 (en) * | 2002-11-04 | 2004-12-21 | Motorola, Inc. | VCO gain tracking for modulation gain setting calibration |
DE10255863B4 (en) * | 2002-11-29 | 2008-07-31 | Infineon Technologies Ag | Phase-locked loop |
JP2004289703A (en) * | 2003-03-25 | 2004-10-14 | Renesas Technology Corp | Semiconductor integrated circuit for communication |
DE10313884A1 (en) * | 2003-03-27 | 2004-12-09 | Frauenhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. (FHG) | Frequency generator with a phase locked loop |
US7123666B2 (en) * | 2003-05-09 | 2006-10-17 | Texas Instruments Incorporated | Gaussian minimum shift key transmitter with feedforward phase compensation |
DE10330822A1 (en) * | 2003-07-08 | 2005-02-10 | Infineon Technologies Ag | Two-point modulator for high frequency (HF) transceiver, e.g. in mobile radio, with phase control loop (PLL) operable at different reference frequencies, with digital signal processor provides modulation signal |
JP3934585B2 (en) * | 2003-08-22 | 2007-06-20 | 松下電器産業株式会社 | Wideband modulation PLL, wideband modulation PLL timing error correction system, modulation timing error correction method, and wireless communication apparatus adjustment method including wideband modulation PLL |
US7352249B2 (en) * | 2003-10-03 | 2008-04-01 | Analog Devices, Inc. | Phase-locked loop bandwidth calibration circuit and method thereof |
US7158767B2 (en) * | 2003-10-24 | 2007-01-02 | Cts Corporation | Tuneable frequency translator |
JP4410128B2 (en) * | 2004-03-12 | 2010-02-03 | パナソニック株式会社 | Frequency modulation device and polar modulation transmission device |
DE102004030841A1 (en) * | 2004-06-25 | 2006-01-26 | Siemens Ag | Reduction of settling time and compensation of phase fields of phase locked loop based frequency synthesizers |
EP1820274B1 (en) | 2004-11-18 | 2009-07-08 | Research In Motion Limited | Method and apparatus for precise open loop tuning of reference frequency within a wireless device |
IL176231A (en) * | 2005-06-14 | 2010-12-30 | Given Imaging Ltd | Modulator and method for producing a modulated signal |
JP2007088657A (en) * | 2005-09-21 | 2007-04-05 | Neuro Solution Corp | Fm transmitter |
DE102006017973B4 (en) * | 2006-04-13 | 2014-05-28 | Atmel Corp. | Direct modulating frequency modulator |
US7869541B2 (en) * | 2006-11-17 | 2011-01-11 | Broadcom Corporation | Method and system for direct and polar modulation using a two input PLL |
US8193866B2 (en) * | 2007-10-16 | 2012-06-05 | Mediatek Inc. | All-digital phase-locked loop |
US7760042B2 (en) * | 2008-06-26 | 2010-07-20 | Infineon Technologies Ag | Phase locked loop based frequency modulator with accurate oscillator gain adjustment |
US8358178B2 (en) * | 2009-12-17 | 2013-01-22 | Electronics And Telecommunications Research Institute | Phase modulation apparatus and method |
US20140106681A1 (en) * | 2012-10-12 | 2014-04-17 | Qualcomm Incorporated | Ku ADAPTATION FOR PHASE-LOCKED LOOP WITH TWO-POINT MODULATION |
CN102970034B (en) * | 2012-12-05 | 2014-11-05 | 天津光电通信技术有限公司 | High precision local oscillation output method used for short-wave receiver radio frequency module |
US9020089B2 (en) * | 2013-07-12 | 2015-04-28 | Infineon Technologies Ag | Phase-locked loop (PLL)-based frequency synthesizer |
CN104300914B (en) * | 2013-12-27 | 2017-11-03 | 陕西烽火电子股份有限公司 | A kind of RF digitization modulator approach based on DDS and DSP |
US10965296B2 (en) * | 2016-08-09 | 2021-03-30 | Telefonaktiebolaget Lm Ericsson (Publ) | Frequency synthesizer |
CN112929101B (en) * | 2021-01-26 | 2022-07-01 | 湖南国科锐承电子科技有限公司 | Automatic test system and method applied to transmitter |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0360442A1 (en) * | 1988-09-02 | 1990-03-28 | Nippon Telegraph and Telephone Corporation | Frequency sythesizer |
EP0423941A2 (en) * | 1989-10-20 | 1991-04-24 | Marconi Instruments Limited | Variable frequency signal generator |
US5483203A (en) * | 1994-11-01 | 1996-01-09 | Motorola, Inc. | Frequency synthesizer having modulation deviation correction via presteering stimulus |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BE793483A (en) * | 1972-12-29 | 1973-06-29 | Int Standard Electric Corp | LOCKED LOOP TRANSMITTER IN PHASE. |
NL179435C (en) * | 1977-10-26 | 1986-09-01 | Philips Nv | RECEIVER WITH A FREQUENCY SYNTHESIS CIRCUIT. |
DE2854128C3 (en) * | 1978-12-15 | 1982-02-18 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Receiver circuit with improvement of the signal-to-noise ratio |
GB2086159A (en) * | 1980-10-22 | 1982-05-06 | Philips Electronic Associated | Automatic frequency control system |
US4494090A (en) * | 1981-04-06 | 1985-01-15 | Motorola, Inc. | Frequency modulation system for a frequency synthesizer |
GB2140234B (en) * | 1983-05-17 | 1986-07-23 | Marconi Instruments Ltd | Signal generators |
US4581749A (en) * | 1984-07-02 | 1986-04-08 | Motorola, Inc. | Data frequency modulator with deviation control |
US4727591A (en) * | 1986-09-04 | 1988-02-23 | Arvin Industries, Inc. | Microprocessor controlled tuning system |
US4810977A (en) * | 1987-12-22 | 1989-03-07 | Hewlett-Packard Company | Frequency modulation in phase-locked loops |
US4969210A (en) * | 1988-02-10 | 1990-11-06 | Motorola, Inc. | Two-way radio having a PLL |
GB2228489B (en) * | 1988-08-25 | 1992-06-10 | Albright & Wilson | Surface treatment |
US4994768A (en) * | 1989-03-27 | 1991-02-19 | Motorola, Inc. | Frequency synthesizer with FM modulation |
BR9302276A (en) * | 1992-06-10 | 1994-01-11 | Motorola Inc | TRANSMITTER AND PROCESS TO TRANSMIT SIGNALS OF VARIABLE DEVIATION LEVELS |
US5408695A (en) * | 1992-12-31 | 1995-04-18 | Coded Communications Corporation | Intelligent automatic deviation compensation for wireless modems |
JPH06224642A (en) * | 1993-01-28 | 1994-08-12 | Sanyo Electric Co Ltd | Frequency adjustment circuit for fm modulator |
US5473640A (en) * | 1994-01-21 | 1995-12-05 | At&T Corp. | Phase-lock loop initialized by a calibrated oscillator-control value |
US5517491A (en) * | 1995-05-03 | 1996-05-14 | Motorola, Inc. | Method and apparatus for controlling frequency deviation of a portable transceiver |
US5697068A (en) * | 1995-06-15 | 1997-12-09 | Motorola, Inc. | System and method for providing a non-invasively tunable transceiver synthesizer |
US5742641A (en) * | 1996-07-18 | 1998-04-21 | International Business Machines Corporation | Apparatus, method and article of manufacture for the dynamic compensation of FM deviation in a FM radio receiver |
-
1997
- 1997-07-31 US US08/904,131 patent/US5983077A/en not_active Expired - Lifetime
-
1998
- 1998-07-29 WO PCT/US1998/015665 patent/WO1999007065A1/en active IP Right Grant
- 1998-07-29 CA CA002296309A patent/CA2296309A1/en not_active Abandoned
- 1998-07-29 DE DE69811084T patent/DE69811084T2/en not_active Expired - Lifetime
- 1998-07-29 BR BR9810828-0A patent/BR9810828A/en not_active IP Right Cessation
- 1998-07-29 EP EP98937226A patent/EP1000461B1/en not_active Expired - Lifetime
- 1998-07-29 CN CN98807756.6A patent/CN1265785A/en active Pending
- 1998-07-29 JP JP2000505679A patent/JP2001512912A/en active Pending
- 1998-07-29 AU AU85990/98A patent/AU8599098A/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0360442A1 (en) * | 1988-09-02 | 1990-03-28 | Nippon Telegraph and Telephone Corporation | Frequency sythesizer |
EP0423941A2 (en) * | 1989-10-20 | 1991-04-24 | Marconi Instruments Limited | Variable frequency signal generator |
US5483203A (en) * | 1994-11-01 | 1996-01-09 | Motorola, Inc. | Frequency synthesizer having modulation deviation correction via presteering stimulus |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1063766A3 (en) * | 1999-06-25 | 2002-07-10 | Infineon Technologies AG | Modulator for phase and frequency modulation using a PLL circuit and method |
JP2001168644A (en) * | 1999-10-22 | 2001-06-22 | Motorola Inc | Method and device for calibrated frequency modulation phase locked loop |
JP4514932B2 (en) * | 1999-10-22 | 2010-07-28 | フリースケール セミコンダクター インコーポレイテッド | Method and apparatus for calibrated frequency modulation phase locked loop |
EP1178601A1 (en) * | 2000-08-04 | 2002-02-06 | Motorola, Inc. | Frequency modulation using a digital filter for baseband waveshaping |
WO2002013369A1 (en) * | 2000-08-04 | 2002-02-14 | Motorola Inc | Frequency modulator using a waveform generator |
US6873218B2 (en) | 2000-08-04 | 2005-03-29 | Freescale Semiconductor, Inc. | Frequency modulator using a waveform generator |
NL1017824C2 (en) * | 2000-08-28 | 2002-08-06 | Samsung Electronics Co Ltd | Low-noise frequency modulator with variable carrier frequency. |
WO2002099961A2 (en) * | 2001-06-07 | 2002-12-12 | Infineon Technologies Ag | Two-point modulator comprising a pll circuit and a simplified digital pre-filtering system |
WO2002099961A3 (en) * | 2001-06-07 | 2003-08-28 | Infineon Technologies Ag | Two-point modulator comprising a pll circuit and a simplified digital pre-filtering system |
US7142063B2 (en) | 2001-06-07 | 2006-11-28 | Infineon Technologies Ag | Two-point modulator comprising a PLL circuit and a simplified digital pre-filtering system |
CN100380804C (en) * | 2001-06-07 | 2008-04-09 | 因芬尼昂技术股份公司 | Two-point modulator comprising PLL circuit and simplified digital pre-filtering system |
WO2003032493A2 (en) * | 2001-09-28 | 2003-04-17 | Infineon Technologies Ag | Compensating method for a pll circuit that functions according to the two-point principle, and pll circuit provided with a compensating device |
US7154347B2 (en) | 2001-09-28 | 2006-12-26 | Infineon Technologies Ag | Compensating method for a PLL circuit that functions according to the two-point principle, and PLL circuit provided with a compensating device |
WO2003032493A3 (en) * | 2001-09-28 | 2003-09-25 | Infineon Technologies Ag | Compensating method for a pll circuit that functions according to the two-point principle, and pll circuit provided with a compensating device |
US7349516B2 (en) | 2002-02-22 | 2008-03-25 | Infineon Technologies Ag | Method for trimming a two-point modulator, and a two-point modulator having a trimming apparatus |
WO2003073601A2 (en) * | 2002-02-22 | 2003-09-04 | Infineon Technologies Ag | Method for adjusting a two-level modulator and two-level modulator with an adjusting device |
WO2003073601A3 (en) * | 2002-02-22 | 2003-11-13 | Infineon Technologies Ag | Method for adjusting a two-level modulator and two-level modulator with an adjusting device |
DE10213525A1 (en) * | 2002-03-26 | 2003-10-23 | Infineon Technologies Ag | Two-point modulator arrangement |
WO2003081868A3 (en) * | 2002-03-26 | 2004-01-22 | Infineon Technologies Ag | Two-point modulator assembly |
US7142070B2 (en) | 2002-03-26 | 2006-11-28 | Infineon Technologies Ag | Two-point modulator arrangement |
WO2003081868A2 (en) * | 2002-03-26 | 2003-10-02 | Infineon Technologies Ag | Two-point modulator assembly |
EP1422822A3 (en) * | 2002-10-19 | 2004-10-06 | Motorola, Inc. | Frequency generation in a wireless communication unit |
EP1422822A2 (en) * | 2002-10-19 | 2004-05-26 | Motorola, Inc. | Frequency generation in a wireless communication unit |
WO2004062085A1 (en) * | 2002-12-26 | 2004-07-22 | Freescale Semiconductor, Inc. | Modulator using compensation or frequency deviation, and method |
CN1717861B (en) * | 2002-12-26 | 2011-06-08 | 飞思卡尔半导体公司 | Modulator using compensation or frequency deviation, and method |
US7158603B2 (en) | 2002-12-26 | 2007-01-02 | Freescale Semiconductor, Inc. | Method and apparatus for compensating deviation variances in a 2-level FSK FM transmitter |
US7411461B2 (en) | 2003-03-04 | 2008-08-12 | Tait Electronics Limited | Frequency and/or phase lock loops with beat frequency estimation |
GB2413445B (en) * | 2003-03-04 | 2007-08-29 | Tait Electronics Ltd | Improvements relating to frequency and/or phase lock loops |
GB2413445A (en) * | 2003-03-04 | 2005-10-26 | Tait Electronics Ltd | Improvements relating to frequency and/or phase lock loops |
WO2004079912A1 (en) * | 2003-03-04 | 2004-09-16 | Tait Electronics Limited | Improvements relating to frequency and/or phase lock loops |
DE10320177B3 (en) * | 2003-05-06 | 2004-06-17 | Siemens Ag | HF circuit for amplitude and phase modulation of HF carrier signal for mobile radio communications device with bandwidth setting device for phase or amplitude regulation circuit |
US7706495B2 (en) | 2004-03-12 | 2010-04-27 | Panasonic Corporation | Two-point frequency modulation apparatus |
EP1940018A1 (en) * | 2005-10-21 | 2008-07-02 | Matsushita Electric Industrial Co., Ltd. | Fm modulator |
EP1940018A4 (en) * | 2005-10-21 | 2013-07-31 | Panasonic Corp | Fm modulator |
WO2007058371A1 (en) * | 2005-11-15 | 2007-05-24 | Matsushita Electric Industrial Co., Ltd. | Method of continuously calibrating the gain for a multi-path angle modulator |
US7636386B2 (en) | 2005-11-15 | 2009-12-22 | Panasonic Corporation | Method of continuously calibrating the gain for a multi-path angle modulator |
Also Published As
Publication number | Publication date |
---|---|
DE69811084T2 (en) | 2003-07-17 |
CA2296309A1 (en) | 1999-02-11 |
AU8599098A (en) | 1999-02-22 |
CN1265785A (en) | 2000-09-06 |
US5983077A (en) | 1999-11-09 |
EP1000461A1 (en) | 2000-05-17 |
BR9810828A (en) | 2000-07-25 |
JP2001512912A (en) | 2001-08-28 |
EP1000461B1 (en) | 2003-01-29 |
DE69811084D1 (en) | 2003-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5983077A (en) | Systems and methods for automatic deviation setting and control in radio transmitters | |
US7352249B2 (en) | Phase-locked loop bandwidth calibration circuit and method thereof | |
US6670861B1 (en) | Method of modulation gain calibration and system thereof | |
US6967513B1 (en) | Phase-locked loop filter with out of band rejection in low bandwidth mode | |
US6834183B2 (en) | VCO gain tracking for modulation gain setting calibration | |
US5113416A (en) | Digital radio frequency compensation | |
US7148760B2 (en) | VCO gain tuning using voltage measurements and frequency iteration | |
US6441690B1 (en) | Phase-locked loop frequency synthesizer | |
JP2001502496A (en) | Two-mode radio telephone for digital or analog modulation | |
EP0408238B1 (en) | A frequency synthesiser | |
US6833767B1 (en) | Frequency synthesizer using digital pre-distortion and method | |
US6690210B2 (en) | Transmitting device | |
EP0565362A1 (en) | Frequency tuning with synthesizer | |
CN1717861B (en) | Modulator using compensation or frequency deviation, and method | |
US5983085A (en) | Method and apparatus that compensates for output power variations in a transmitter by using scaling factors to scale the baseband input signal | |
GB2233844A (en) | A frequency synthesiser | |
CN101019324B (en) | PLL circuit and method for compensating PLL circuit | |
JP2000183736A (en) | Frequency synthesizer | |
EP0555001A1 (en) | FM demodulation circuit | |
GB2319409A (en) | Transceivers | |
JP2004328724A (en) | Apparatus and method for operating oscillator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 98807756.6 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 2296309 Country of ref document: CA Ref document number: 2296309 Country of ref document: CA Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1998937226 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1998937226 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWG | Wipo information: grant in national office |
Ref document number: 1998937226 Country of ref document: EP |