WO1998037475A3 - System and method for designing electronic circuits - Google Patents

System and method for designing electronic circuits Download PDF

Info

Publication number
WO1998037475A3
WO1998037475A3 PCT/US1998/002334 US9802334W WO9837475A3 WO 1998037475 A3 WO1998037475 A3 WO 1998037475A3 US 9802334 W US9802334 W US 9802334W WO 9837475 A3 WO9837475 A3 WO 9837475A3
Authority
WO
WIPO (PCT)
Prior art keywords
architecture
selected target
representation
representations
circuit
Prior art date
Application number
PCT/US1998/002334
Other languages
French (fr)
Other versions
WO1998037475A2 (en
Inventor
Anthony R Martuscello
Alexandru Barba
Brian Box
Charles Furciniti
Original Assignee
Morphologic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Morphologic Inc filed Critical Morphologic Inc
Publication of WO1998037475A2 publication Critical patent/WO1998037475A2/en
Publication of WO1998037475A3 publication Critical patent/WO1998037475A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G06F30/347—Physical level, e.g. placement or routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/12—Timing analysis or timing optimisation

Abstract

A computer-implemented electronic design system (10) is used to design electronic circuits, such as field programmable gate arrays (FPGAs) and other complex logic circuits. The system allows a user to create an architecture independent schematic representation (12) of a circuit by selecting, arranging and interconnecting functional representations (14) of the circuit components. The system automatically configures the functional representations (14) for a selected target circuit architecture by generating architecture representations (20) of the circuit components for placement on the selected target architecture representation (22). The architecture specific representations (20) placed on the selected target architecture representation (22) can be moved to new locations or to another selected target architecture representation (22) and are dynamically re-configured for the new location or new target architecture.
PCT/US1998/002334 1997-02-07 1998-02-06 System and method for designing electronic circuits WO1998037475A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3932097P 1997-02-07 1997-02-07
US60/039,320 1997-02-07

Publications (2)

Publication Number Publication Date
WO1998037475A2 WO1998037475A2 (en) 1998-08-27
WO1998037475A3 true WO1998037475A3 (en) 1999-02-18

Family

ID=21904843

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/002334 WO1998037475A2 (en) 1997-02-07 1998-02-06 System and method for designing electronic circuits

Country Status (1)

Country Link
WO (1) WO1998037475A2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6425116B1 (en) 2000-03-30 2002-07-23 Koninklijke Philips Electronics N.V. Automated design of digital signal processing integrated circuit
US6817005B2 (en) 2000-05-25 2004-11-09 Xilinx, Inc. Modular design method and system for programmable logic devices
US6983427B2 (en) * 2001-08-29 2006-01-03 Intel Corporation Generating a logic design
US6640329B2 (en) * 2001-08-29 2003-10-28 Intel Corporation Real-time connection error checking method and process
US9087164B2 (en) 2008-01-26 2015-07-21 National Semiconductor Corporation Visualization of tradeoffs between circuit designs
US8813019B1 (en) 2013-04-30 2014-08-19 Nvidia Corporation Optimized design verification of an electronic circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5557533A (en) * 1994-04-19 1996-09-17 Lsi Logic Corporation Cell placement alteration apparatus for integrated circuit chip physical design automation system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5557533A (en) * 1994-04-19 1996-09-17 Lsi Logic Corporation Cell placement alteration apparatus for integrated circuit chip physical design automation system

Also Published As

Publication number Publication date
WO1998037475A2 (en) 1998-08-27

Similar Documents

Publication Publication Date Title
WO2002033504A8 (en) Programmable logic integrated circuit devices including dedicated processor components
AU3742499A (en) Method of designing a constraint-driven integrated circuit layout
AU8177598A (en) An integrated processor and programmable data path chip for reconfigurable comp uting
AU4866596A (en) Integrated circuit layout
HK1030664A1 (en) Method of generating application specific integrated circuits using a programmable hardware architecture
DE69601364D1 (en) ELECTRONIC POWER SUPPLY CIRCUIT
EP1152308A3 (en) Configurable electronic controller
EP0734068A3 (en) Method for designing an electronic integrated circuit with optical inputs and outputs
GB2361559A (en) Configurable processor system unit
WO2005024910A3 (en) Apparatus and method for integrated circuit power management
WO2004015596A3 (en) Method and system for debugging using replicated logic
AU3741399A (en) Global input/output support for a mesh connected computer
AU2003287421A1 (en) Integrated circuit having multiple modes of operation
WO1998037475A3 (en) System and method for designing electronic circuits
AU2475800A (en) The method for providing an electronic computer keyboard
EP0633530A3 (en) Testing sequential logic circuit upon changing into combinatorial logic circuit
TWI263916B (en) System and method for reducing design cycle time for designing input/output cells
AU2974297A (en) Method for making an integrated circuit and integrated circuit produced by said method
CA2476175A1 (en) Floor planning for programmable gate array having embedded fixed logic circuitry
EP0769738A3 (en) Logic circuit and method for designing the same
ATE61176T1 (en) BUILDING BLOCK MANUFACTURED IN INTEGRATED TECHNOLOGY FOR CREATING INTEGRATED CIRCUITS.
WO2002086723A3 (en) Emulator with switching network connections
HK1017826A1 (en) Output circuit and electronic device using the circuit.
EP0405765A3 (en) Configurable electronic circuit board, adapter therefor , and designing method of electronic circuit using the same board
WO2001090961A3 (en) Enhancements to object-oriented electronic circuit design modeling and simulation environment

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase