WO1998012824A1 - Multispeed modem with echo-cancelling by means of an integrator in a feedback path - Google Patents

Multispeed modem with echo-cancelling by means of an integrator in a feedback path Download PDF

Info

Publication number
WO1998012824A1
WO1998012824A1 PCT/FI1997/000566 FI9700566W WO9812824A1 WO 1998012824 A1 WO1998012824 A1 WO 1998012824A1 FI 9700566 W FI9700566 W FI 9700566W WO 9812824 A1 WO9812824 A1 WO 9812824A1
Authority
WO
WIPO (PCT)
Prior art keywords
integrator
echo
time constant
transmitter
line
Prior art date
Application number
PCT/FI1997/000566
Other languages
French (fr)
Inventor
Heikki Laamanen
Original Assignee
Tellabs Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tellabs Oy filed Critical Tellabs Oy
Priority to AU43864/97A priority Critical patent/AU4386497A/en
Priority to EP97942050A priority patent/EP0927467B1/en
Priority to DE69734888T priority patent/DE69734888T2/en
Publication of WO1998012824A1 publication Critical patent/WO1998012824A1/en
Priority to NO991377A priority patent/NO991377L/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
    • H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers

Definitions

  • the present invention relates to a circuit configuration according to the preamble of claim 1 for adapting an echo-cancelling modem to a line.
  • the invention also concerns a modem adaptation method.
  • a modem is connected to a line via a transformer which isolates the line galvanically from the modem and serves as an overvoltage protection against transients imposed on the modem from the line.
  • the transformer inductance of an echo-cancelling modem must be held within certain limits in order to keep the number of weighting coefficients of the digital echo-cancelling circuit sufficiently small as evaluated against to the implementation costs of the echo canceller, and on the other hand, to prevent the transformer from imposing excessive distortion on received signal, thus deteriorating the function of the modem receiver circuitry.
  • the goal of the invention is achieved by providing with the help of an integrator in front of the transformer a feedback circuit in which, by virtue of a controlled time constant, the line transformer inductance can be adjusted dynamically according to the instantaneous data transfer speed using, e.g., a simple switched resistor matrix.
  • circuit configuration according to the invention is characterized by what is stated in the characterizing part of claim 1.
  • the invention offers significant benefits
  • the digital circuit section associated with echo cancellation can be fabricated at a lower cost.
  • the transformer matching circuit is realized without expensive multi- winding transformers and relay circuits required for their switching arrangements that are both costly and prone to malfunction.
  • Figure 2 shows the block diagram of a circuit configura- tion according to the invention
  • Figure 3 shows a detail of the circuitry of Fig. 2.
  • Figure 4 shows an alternative implementation of the circuit detail of Fig. 2.
  • the signal from the transmitter 1 of an echo-cancelling multispeed modem is taken to a digital/analog converter 2, after which the analog output signal is buffered by a buffer amplifier 3, called the transmitter buffer.
  • the hybrid acts as a Wheatstone bridge, where the impedance 16 connected at its one end to the transmitter buffer 3 and the impedance 15 connected between the first impedance and the ground form the other branch of the bridge, while the impedance 17 connected at its one end to the transmitter buffer 3 and the impedance sL
  • the impedance 17 connected between the transmitter buffer 3 and the transformer 8 may also be called the line drive impedance.
  • the hybrid attenuates the transmit signal echo the better the closer the impedance 15 is the resultant impedance of the trans- former and the line, that is, the parallel connected impedance sL
  • Both the receive signal and the residual transmit signal echo are taken from the amplifier 4 for digitization to the analog/digital converter 5. While the above-described hybrid configuration is representative to a conventional embodiment, other circuit embodiments implementing the transfer function corresponding to the bridge branch formed by the impedances 15 and 16 may be contemplated without compromising performance of the invention.
  • the magnitude of the inductance L of the transformer 8 has such an effect on the transmit signal echo that if the transformer inductance is too high, the duration of the echo path impulse response (echo tail) increases from a normal situation, whereby efficient echo cancellation requires a greater number of weighting coefficients in the adaptive echo cancellation circuit, resulting a higher component cost.
  • the transformer inductance L is too small, the transformer imposes distortion on the receive signal from the line, thereby deteriorating the function of the receiver.
  • the digitized signal is taken to a summing point 6, where it is summed for echo cancellation with the inverted receive signal taken from the transmitter 1 via an adaptive FIR filter.
  • a signal component processed by the filter 7 is subtracted from the receive signal in order to cancel the transmit signal echo, whereby the output 20 of the summing stage 6 delivers the echo-free modem output signal.
  • the feedback path is formed by means of an integrator 9 from the connection point of the line drive impedance 17 and the primary winding of the transformer 8 to the input of the transmitter buffer 3.
  • the integrator 9 represents a term -A/s
  • the transfer function of the circuit configuration according to the invention comprising the integrator 9 may be written from point V x to point V 0 as follows :
  • V >. V 3..-— s -V O (3)
  • the transformer inductance is seen to be virtually reduced to a value of .-
  • the coefficient A of the integrator 9 can be used for controlling said inductance.
  • the integrator 9 can be implemented in a plurality of al- ternative methods either using a continuous-signal operational amplifier or a discrete-signal filter known in the art as the "switched-capacitor circuit", whereby the coefficient A may be easily adjusted.
  • Fig. 3 is shown a continuous-signal operational amplifier configuration, in which the time constant RC is the inverse of the coefficient A.
  • the circuit 9 of Fig. 3 comprises an operational amplifier 10 having its output terminal connected via a capacitor 11 to the inverting input of the operational amplifier 10.
  • a resistor 12 with a capacitor 11, both connected to the inverting input terminal of the amplifier, determine the integration time constant of the integrator.
  • said time constant is a product of said components, and therefore, the inverse of said coefficient A.
  • the coefficient A is adjusted by, e.g., selecting the value of the resistance 12 according to the modem data transfer speed from a resistor matrix (by means of solid-state switches, for instant) . Then, the value of the capacitor 11 is kept unchanged. Alternatively, the capacitor 11 can be selectable from a switched capacitor matrix, whereby the value of the resistor 12 is kept unchanged.
  • Fig. 4 is shown an integrator embodiment implemented using the "switched-capacitor" technique, in which the value of KC 2 /C ⁇ . is the inverse of the coefficient A.
  • K is a coefficient dependent on the frequency of the clocks driving the solid-state switches SW1-SW4.
  • ⁇ j . and ⁇ 2 denote clock signal of opposite phase that control the solid-state switches SW1-SW4. Thence, the coefficient A can be altered by either changing said clock frequency or implementing the capacitors C- . and C 2 as a capacitor matrix controlled by solid-state switches.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

The invention relates to a circuit configuration and a method for adapting an echo-cancelling multispeed modem to a line. The circuit configuration comprises a transmitter (1), a transmitter buffer (3) connected on the signal path of the transmitter (1), a line drive resistance (17) connected to the output of the transmitter buffer (3), a line transformer (8) connected to the line drive resistance (17), and echo-cancelling elements (5, 6, 7) for eliminating the transmit signal echo from the receive signal. According to the invention, to the input of the transmitter buffer (3) is arranged a feedback path from the connection point of the line transformer (8) and the line drive resistance (17) by means of an integrator (9).

Description

MULTISPEED MODEM WTffl ECHO-CANCELLING BY MEANS OF AN INTEGRATOR IN A FEEDBACK PATH
The present invention relates to a circuit configuration according to the preamble of claim 1 for adapting an echo-cancelling modem to a line.
The invention also concerns a modem adaptation method.
Conventionally, a modem is connected to a line via a transformer which isolates the line galvanically from the modem and serves as an overvoltage protection against transients imposed on the modem from the line. The transformer inductance of an echo-cancelling modem must be held within certain limits in order to keep the number of weighting coefficients of the digital echo-cancelling circuit sufficiently small as evaluated against to the implementation costs of the echo canceller, and on the other hand, to prevent the transformer from imposing excessive distortion on received signal, thus deteriorating the function of the modem receiver circuitry. In the prior art, adjustment of the transformer inductance has been problematic in multispeed modems, wherein the selection of an optimal inductance for each data transfer speed has required the use of, e.g., multiwinding transformers as well as relay or switch control circuits thereof .
It is an object of the present invention to overcome the drawbacks of the above-described technique and to provide an entirely novel type of circuit configuration for adapting an echo-cancelling modem to a line.
The goal of the invention is achieved by providing with the help of an integrator in front of the transformer a feedback circuit in which, by virtue of a controlled time constant, the line transformer inductance can be adjusted dynamically according to the instantaneous data transfer speed using, e.g., a simple switched resistor matrix.
More specifically, the circuit configuration according to the invention is characterized by what is stated in the characterizing part of claim 1.
Furthermore, the method according to the invention is characterized by what is stated in the characterizing part of claim 9.
The invention offers significant benefits
The digital circuit section associated with echo cancellation can be fabricated at a lower cost. The transformer matching circuit is realized without expensive multi- winding transformers and relay circuits required for their switching arrangements that are both costly and prone to malfunction.
In the following, the invention will be examined in greater detail with the help of exemplifying embodiments illustrated in the appended drawings in which Figure 1 shows the block diagram of a circuit configuration according to the prior art;
Figure 2 shows the block diagram of a circuit configura- tion according to the invention,-
Figure 3 shows a detail of the circuitry of Fig. 2; and
Figure 4 shows an alternative implementation of the circuit detail of Fig. 2.
Referring to Fig. 1, conventionally the signal from the transmitter 1 of an echo-cancelling multispeed modem is taken to a digital/analog converter 2, after which the analog output signal is buffered by a buffer amplifier 3, called the transmitter buffer. The circuitry, which comprises an isolation amplifier 4, impedances 15, 16 and 17 as well as the impedance Z= sL||ZL formed by the transformer 8 and the line, perform in an echo-cancelling modem as a conventionally used hybrid circuit which cancels a portion of the reflected echo of the transmit signal (s denotes the variable of Laplace transform) . The hybrid acts as a Wheatstone bridge, where the impedance 16 connected at its one end to the transmitter buffer 3 and the impedance 15 connected between the first impedance and the ground form the other branch of the bridge, while the impedance 17 connected at its one end to the transmitter buffer 3 and the impedance sL|ZL formed together by the transformer 8 and the line perform as the other branch of the bridge. The impedance 17 connected between the transmitter buffer 3 and the transformer 8 may also be called the line drive impedance. The hybrid attenuates the transmit signal echo the better the closer the impedance 15 is the resultant impedance of the trans- former and the line, that is, the parallel connected impedance sL||ZL of the main impedance L of the transformer 8 and the line impedance ZL. Both the receive signal and the residual transmit signal echo are taken from the amplifier 4 for digitization to the analog/digital converter 5. While the above-described hybrid configuration is representative to a conventional embodiment, other circuit embodiments implementing the transfer function corresponding to the bridge branch formed by the impedances 15 and 16 may be contemplated without compromising performance of the invention.
As the parallel-connected impedance sL||ZL of the transformer 8 and the line form one of the bridge impedances, the magnitude of the inductance L of the transformer 8 has such an effect on the transmit signal echo that if the transformer inductance is too high, the duration of the echo path impulse response (echo tail) increases from a normal situation, whereby efficient echo cancellation requires a greater number of weighting coefficients in the adaptive echo cancellation circuit, resulting a higher component cost. In the case that the transformer inductance L is too small, the transformer imposes distortion on the receive signal from the line, thereby deteriorating the function of the receiver. The digitized signal is taken to a summing point 6, where it is summed for echo cancellation with the inverted receive signal taken from the transmitter 1 via an adaptive FIR filter. Thus, a signal component processed by the filter 7 is subtracted from the receive signal in order to cancel the transmit signal echo, whereby the output 20 of the summing stage 6 delivers the echo-free modem output signal.
By denoting the resistance 17 with syτribol R for the sake of simplicity, the transfer function of a circuit configuration according to the prior art can be computed from the diagram of Fig. 1:
V sL\\ Zr ! ι
V R+sL\ Z R 1 1 (1)
■i L l + 1 +R ( + ) sL\\ Z sL Z ]
L L
This equation may further be written:
V o _ s
V J. , . R . R (2) s ( l + — ) + —
Zτ L
In the circuit configuration according to the invention illustrated in Fig. 2, the feedback path is formed by means of an integrator 9 from the connection point of the line drive impedance 17 and the primary winding of the transformer 8 to the input of the transmitter buffer 3. As the integrator 9 represents a term -A/s, the transfer function of the circuit configuration according to the invention comprising the integrator 9 may be written from point Vx to point V0 as follows :
V >.=V 3..-— s-V O (3)
This equation may further be rewritten:
7 7 A
V =-=--V =—=— [V - — 'V ] (4)
° R+Z x R+Z x s °
Rewriting the equation gives:
:ι+-*— )v=—-^ (5; s R+Z ° R+Z x
which may be further rewritten as:
Z v o R+Z sZ
(6)
V , A Z s(R+Z) +AZ s R+Z
When the resultant impedance Z is divided into a parallel connection of the transformer impedance L and the line impedance ZL in the following manner:
1 1 1 — = + — (7)
Z sL Zr
which the transfer function can be written as V
V J. s( ,-l, + — Rz) +A r 5(1+ R + — R ) x +A , (8)
Z sL Z Lτ
which may further be rewritten as:
V
L
A comparison of the transfer functions represented by Eqε . 2 and 9 reveals that Eq. 9 can be rewritten as:
V
V .. R . R .. AL, (10)
-1 s(l +— )+ —*(1 + )
ZL L R
Here, the transformer inductance is seen to be virtually reduced to a value of .-
L— L ι**± R l)
Obviously, the coefficient A of the integrator 9 can be used for controlling said inductance.
The integrator 9 can be implemented in a plurality of al- ternative methods either using a continuous-signal operational amplifier or a discrete-signal filter known in the art as the "switched-capacitor circuit", whereby the coefficient A may be easily adjusted. In Fig. 3 is shown a continuous-signal operational amplifier configuration, in which the time constant RC is the inverse of the coefficient A. Hence, the circuit 9 of Fig. 3 comprises an operational amplifier 10 having its output terminal connected via a capacitor 11 to the inverting input of the operational amplifier 10. A resistor 12 with a capacitor 11, both connected to the inverting input terminal of the amplifier, determine the integration time constant of the integrator. Thus, said time constant is a product of said components, and therefore, the inverse of said coefficient A.
In practice, the coefficient A is adjusted by, e.g., selecting the value of the resistance 12 according to the modem data transfer speed from a resistor matrix (by means of solid-state switches, for instant) . Then, the value of the capacitor 11 is kept unchanged. Alternatively, the capacitor 11 can be selectable from a switched capacitor matrix, whereby the value of the resistor 12 is kept unchanged.
In Fig. 4 is shown an integrator embodiment implemented using the "switched-capacitor" technique, in which the value of KC2/Cι. is the inverse of the coefficient A. Herein, K is a coefficient dependent on the frequency of the clocks driving the solid-state switches SW1-SW4. In the diagram, Φj. and φ2 denote clock signal of opposite phase that control the solid-state switches SW1-SW4. Thence, the coefficient A can be altered by either changing said clock frequency or implementing the capacitors C-. and C2 as a capacitor matrix controlled by solid-state switches.

Claims

Claims :
1. A circuit configuration for adapting an echo- cancelling multispeed modem to a line, said circuit comprising
- a transmitter (1) ,
- a transmitter buffer (3) connected on the signal path of the transmitter (1) ,
- a line drive resistance (17) connected to the output of the transmitter buffer (3),
- a line transformer (8) connected to the line drive resistance (17), and
- echo-cancelling elements (5, 6, 7) for eliminating the transmit signal echo from the receive signal,
c h a r a c t e r i z e d in that
- to the input of the transmitter buffer (3) is arranged a feedback path from the connection point of the line transformer (8) and the line drive resistor (17) by means of an integrator (9) .
2. A circuit configuration as defined in claim 1, c h a r a c t e r i z e d in that said integrator (9) is implemented by means of continuous-signal operational amplifier circuit having the time constant (A) of the integrator (9) made controllable.
3. A circuit configuration as defined in claim 1, c h a r a c t e r i z e d in that said integrator (9) is implemented by means of discrete-signal operational amplifier circuit having the time constant (A) of the integrator (9) made controllable.
4. A circuit configuration as defined in claim 1, c h a r a c t e r i z e d in that the time constant control of said integrator (9) is implemented by means of a resistor or capacitor matrix controlled by solid-state switches .
5. A circuit configuration as defined in claim 1, c h a r a c t e r i z e d in that said integrator (9) includes a controllable resistor (12) for setting the time constant of said integrator.
6. A circuit configuration as defined in claim 1, c h a r a c t e r i z e d in that said integrator (9) includes a controllable capacitor (11) for setting the time constant of said integrator.
7. A circuit configuration as defined in claim 3, c h a r a c t e r i z e d in that said integrator (9) includes a controllable capacitor (Cj or C2) for setting the time constant of said integrator.
8. A circuit configuration as defined in claim 3, c h a r a c t e r i z e d in that said integrator (9) includes a means for controlling the clock frequency of said controllable switches (SW1-SW4) .
9. A method of adapting such an echo-cancelling multi- speed modem to a line which modem comprises
- a transmitter (1) ,
- a transmitter buffer (3) connected on the signal path of the transmitter (1) ,
- a line drive resistance (17) connected to the output of the transmitter buffer (3) ,
- a line transformer (8) connected to the line drive resistance (17) , and
- echo-cancelling elements (5, 6, 7) for eliminating the transmit signal echo from the receive signal,
c h a r a c t e r i z e d in that
- to the input of the transmitter buffer (3) is arranged a feedback path from the connection point of the line transformer (8) and the line drive resistor (17) by means of an integrator (9) .
10. A method as defined in claim 9, c h a r a c t e r - i z e d in that said integrator (9) is implemented by means of continuous-signal operational amplifier circuit having the time constant (A) of the integrator (9) made controllable .
11. A method as defined in claim 9, c h a r a c t e r i z e d in that said integrator (9) is implemented by means of discrete-signal operational amplifier circuit having the time constant (A) of the integrator (9) made controllable.
12. A method as defined in claim 9, c h a r a c t e r i z e d in that said integrator (9) includes a control - able resistor (12) for setting the time constant of said integrator.
13. A method defined in claim 9, c h a r a c t e r i z e d in that said controllable resistor (12) is an electronically switched resistor matrix.
14. A method as defined in claim 9, c h a r a c t e r i z e d in that said time constant (A) is controlled by altering the clock frequency of said controllable switches (SW1-SW4) .
PCT/FI1997/000566 1996-09-23 1997-09-22 Multispeed modem with echo-cancelling by means of an integrator in a feedback path WO1998012824A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU43864/97A AU4386497A (en) 1996-09-23 1997-09-22 Multispeed modem with echo-cancelling by means of an integrator in a feedback path
EP97942050A EP0927467B1 (en) 1996-09-23 1997-09-22 Circuit configuration for adapting a multispeed modem to a line and adaptation method thereof
DE69734888T DE69734888T2 (en) 1996-09-23 1997-09-22 Circuit configuration for adapting a multi-speed modem to a line and corresponding adaptation method
NO991377A NO991377L (en) 1996-09-23 1999-03-22 Multi-speed modem with echo cancellation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI963791 1996-09-23
FI963791A FI106326B (en) 1996-09-23 1996-09-23 Wiring to adapt the echo cancellation multi speed modem to the line, and wiring method

Publications (1)

Publication Number Publication Date
WO1998012824A1 true WO1998012824A1 (en) 1998-03-26

Family

ID=8546731

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FI1997/000566 WO1998012824A1 (en) 1996-09-23 1997-09-22 Multispeed modem with echo-cancelling by means of an integrator in a feedback path

Country Status (6)

Country Link
EP (1) EP0927467B1 (en)
AU (1) AU4386497A (en)
DE (1) DE69734888T2 (en)
FI (1) FI106326B (en)
NO (1) NO991377L (en)
WO (1) WO1998012824A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU648774B2 (en) * 1989-12-30 1994-05-05 Rowett Research Institute, The Method to detect bone and other connective tissue disorders in humans and animals
US6879639B1 (en) 1999-12-30 2005-04-12 Tioga Technologies Inc. Data transceiver with filtering and precoding
US6885699B2 (en) 2000-07-24 2005-04-26 Stmicroelectronics Ltd. Semi-stationary quiescent mode transmission

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4888762A (en) * 1987-02-17 1989-12-19 Nec Corporation Echo canceller for bidirectional transmission on two-wire subscriber lines
US5204854A (en) * 1991-08-23 1993-04-20 Sierra Semiconductor Corporation Adaptive hybrid
US5222084A (en) * 1990-06-25 1993-06-22 Nec Corporation Echo canceler having adaptive digital filter unit associated with delta-sigma modulation circuit
US5371789A (en) * 1992-01-31 1994-12-06 Nec Corporation Multi-channel echo cancellation with adaptive filters having selectable coefficient vectors
EP0691771A2 (en) * 1994-07-05 1996-01-10 Rockwell International Corporation Compensated hybrid

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4888762A (en) * 1987-02-17 1989-12-19 Nec Corporation Echo canceller for bidirectional transmission on two-wire subscriber lines
US5222084A (en) * 1990-06-25 1993-06-22 Nec Corporation Echo canceler having adaptive digital filter unit associated with delta-sigma modulation circuit
US5204854A (en) * 1991-08-23 1993-04-20 Sierra Semiconductor Corporation Adaptive hybrid
US5371789A (en) * 1992-01-31 1994-12-06 Nec Corporation Multi-channel echo cancellation with adaptive filters having selectable coefficient vectors
EP0691771A2 (en) * 1994-07-05 1996-01-10 Rockwell International Corporation Compensated hybrid

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU648774B2 (en) * 1989-12-30 1994-05-05 Rowett Research Institute, The Method to detect bone and other connective tissue disorders in humans and animals
US6879639B1 (en) 1999-12-30 2005-04-12 Tioga Technologies Inc. Data transceiver with filtering and precoding
US6885699B2 (en) 2000-07-24 2005-04-26 Stmicroelectronics Ltd. Semi-stationary quiescent mode transmission

Also Published As

Publication number Publication date
DE69734888D1 (en) 2006-01-19
FI963791A (en) 1996-12-13
EP0927467A1 (en) 1999-07-07
FI106326B (en) 2001-01-15
NO991377D0 (en) 1999-03-22
DE69734888T2 (en) 2006-07-27
EP0927467B1 (en) 2005-12-14
NO991377L (en) 1999-05-25
FI963791A0 (en) 1996-09-23
AU4386497A (en) 1998-04-14

Similar Documents

Publication Publication Date Title
EP0163298B1 (en) Pcm coder/decoder with two-wire/four-wire conversion
JPH03502634A (en) Adaptive digital filter with non-recursive and recursive parts
US7729429B1 (en) Active replica transformer hybrid
JPS5832811B2 (en) hybrid circuit device
US20040248613A1 (en) Directional receiver coupling arrangement with frequency selectivity and gain control for DSL
US4888762A (en) Echo canceller for bidirectional transmission on two-wire subscriber lines
US4628157A (en) Bidirectional adaptive voice frequency repeater
EP1264417A1 (en) Non-linear echo cancellation for wireline modems
US6542477B1 (en) Digitally-tunable echo-cancelling analog front end for wireline communications devices
US7151828B2 (en) Circuit arrangement for the analogue suppression of echoes
CA2307845A1 (en) Echo canceller employing dual-h architecture having improved coefficient transfer
US6917682B2 (en) Method and device for echo cancelling
EP0927467B1 (en) Circuit configuration for adapting a multispeed modem to a line and adaptation method thereof
KR100427231B1 (en) Analog echo filter
US4378472A (en) Two to four wire hybrid circuit arrangement for a pulse code modulated time multiplex telecommunication system
JP4340012B2 (en) Transceiver chip for digital transmission system
US5341417A (en) Integrated PCM-CODEC circuit with telemetering noise elimination
US4669115A (en) Hybrid circuit and method
EP0063414B1 (en) Apparatus for coupling signals to or from a two-wire line
US7031378B1 (en) Unified DSL transceiver
GB2237483A (en) An adaptive fir filter having restricted coefficient ranges
CA1158789A (en) Filters comprising reactive components, and a method of determining impedances thereof
AU574282B2 (en) Echo compensation by adaptive transversal filtering
JPH0611678Y2 (en) Automatic equalizer
US4230904A (en) Signal control circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV GH

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1997942050

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 1998514331

Format of ref document f/p: F

WWP Wipo information: published in national office

Ref document number: 1997942050

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA

WWG Wipo information: grant in national office

Ref document number: 1997942050

Country of ref document: EP