WO1997023945A1 - Low voltage electrostatic clamp for substrates such as dielectric substrates - Google Patents

Low voltage electrostatic clamp for substrates such as dielectric substrates Download PDF

Info

Publication number
WO1997023945A1
WO1997023945A1 PCT/US1996/020883 US9620883W WO9723945A1 WO 1997023945 A1 WO1997023945 A1 WO 1997023945A1 US 9620883 W US9620883 W US 9620883W WO 9723945 A1 WO9723945 A1 WO 9723945A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrodes
electrostatic clamp
array
substrate
approximately
Prior art date
Application number
PCT/US1996/020883
Other languages
French (fr)
Other versions
WO1997023945A9 (en
Inventor
Paul Kevin Shufflebotham
Michael Scott Barnes
Original Assignee
Lam Research Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corporation filed Critical Lam Research Corporation
Priority to JP52388897A priority Critical patent/JP3941966B2/en
Priority to EP96945445A priority patent/EP0880818B1/en
Publication of WO1997023945A1 publication Critical patent/WO1997023945A1/en
Publication of WO1997023945A9 publication Critical patent/WO1997023945A9/en

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70691Handling of masks or workpieces
    • G03F7/707Chucks, e.g. chucking or un-chucking operations or structural details
    • G03F7/70708Chucks, e.g. chucking or un-chucking operations or structural details being electrostatic; Electrostatically deformable vacuum chucks
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70691Handling of masks or workpieces
    • G03F7/707Chucks, e.g. chucking or un-chucking operations or structural details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02NELECTRIC MACHINES NOT OTHERWISE PROVIDED FOR
    • H02N13/00Clutches or holding devices using electrostatic attraction, e.g. using Johnson-Rahbek effect
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T279/00Chucks or sockets
    • Y10T279/23Chucks or sockets with magnetic or electrostatic means

Definitions

  • the present invention relates to an electrostatic clamp for holding substrates in a vacuum processing chamber, and more particularly, the present invention relates to a low voltage electrostatic clamp for clamping dielectric substrates.
  • Vacuum processing chambers are generally used for etching and chemical vapor depositing (CVD) of materials on substrates by supplying an etching or deposition gas to the vacuum chamber and application of an RF field to the gas.
  • Examples of parallel plate, transformer coupled plasma (TCP), and electron-cyclotron resonance (ECR) reactors are disclosed in commonly owned U.S. Patent Nos. 4,340,462; 4,948,458; and 5,200,232.
  • the substrates are held in place within the vacuum chamber during processing by substrate holders.
  • Conventional substrate holders include mechanical clamps and electrostatic clamps (ESC). Examples of mechanical clamps and ESC substrate holders are provided in commonly owned U.S. Patent No. 5,262,029 and commonly owned U.S. Application No. 08/401,524 filed on March 10, 1995.
  • Substrate holders in the form of an electrode can supply radiofrequency (RF) power into the chamber, as disclosed in U.S. Patent No. 4,579,618.
  • RF radiofrequency
  • Mechanical clamps generally employ a clamp ring which surrounds the substrate and presses down on the top surface of the substrate around its periphery. Further examples of mechanical clamping rings are disclosed in U.S. Patent Nos. 4,615,755; 5,013,400; and 5,326,725. Due to the fact that these known mechanical clamps cover the edge portions of the substrate, mechanical clamps reduce the area of the substrate which is able to be processed. Some additional drawbacks of mechanical clamps are that the clamp ring may cause damage to the edge of the substrate or may cause particles to become dislodged and contaminate the substrate in the chamber.
  • Substrates used to make flat panel displays may have dimensions of about 320mm x 340mm, 360mm x 465mm, or as large as 600mm x 720mm with thicknesses of 0.7mm or 1.1mm and such substrates can be used for lap top computer screens.
  • a discussion of flat panel display processing can be found in an article by Y. Kuo entitled "Reactive ion etching technology in thin-film- transistor processing," IBM J. Res. Develop., V. 36, No. 1 , January 1992.
  • these large flat panel display substrates have been held in place in processing chambers by the use of mechanical clamps.
  • mechanical clamps have the disadvantages discussed above.
  • Substrates including flat panel displays and smaller substrates can be cooled by the substrate holder during certain processing steps. Such cooling is performed by the application of an inert gas, such as helium, between the substrate holder and the opposed surface of the substrate.
  • an inert gas such as helium
  • the cooling gas typically fills channels or a pattern of grooves in the substrate holder and applies a back pressure to the substrate which tends to cause the substrate to become bowed upward at the center when the substrate is held only along the edges by a mechanical clamping apparatus.
  • This bowing effect is even more pronounced for large substrates such as the type used to make flat panel displays.
  • the bowing of the panel is undesirable since it causes non-uniform heat transfer to the substrate holder thus adversely affecting the processing of the panel.
  • Electrostatic chucks are used for holding semiconducting and conducting substrates in place in a vacuum chamber in situations where it is desirable to avoid a clamping ring which extends over a portion of the substrate upper surface.
  • Electrostatic chucks of the monopolar type utilize a single electrode. For instance, see U.S. Patent No. 4,665,463.
  • Electrostatic chucks of the bipolar type utilize mutual attraction between two electrically charged capacitor plates which are separated by a dielectric layer. For instance, see U.S. Patent Nos. 4,692,836 and 5,055,964.
  • An electrostatic chuck generally comprises an electrode with a dielectric layer formed on the electrode. A substrate of conductive or semiconductive material which is placed on the dielectric layer is attracted toward the electrode.
  • electrostatic attraction can be obtained between semiconducting and conducting substrates and an electrostatic chuck, this type of electrostatic attraction cannot be obtained with dielectric materials.
  • electrostatic chucks are beneficial because they exert a holding force on the entire substrate which counteracts the force of the cooling gas applied to the back of the substrate and does not cause the substrate to bow or warp.
  • an electrostatic clamp which may be used for dielectric substrates.
  • the electrostatic clamp can be used in a variety of manufacturing processes such as etching, plasma CVD, thermal CVD, RTP, implantation, sputtering, resist stripping, resist coating, lithography, substrate handling, etc.
  • the electrostatic clamp according to the present invention operates at low voltages thereby avoiding problems associated with high voltage ESC systems.
  • an electrostatic clamp for clamping dielectric substrates includes an array of electrodes formed on a base, wherein the width of each of the electrodes in the array of electrodes is less than approximately 100 ⁇ m, and the spacing between the electrodes is less than approximately 100 ⁇ m.
  • a source of electrical power is connected to alternating electrodes in the array of electrodes.
  • the present invention involves an electrostatic clamp for clamping dielectric substrates including an array of electrodes formed on a base, each of the electrodes in the array of electrodes having an electrode width and a spacing between the electrodes, and an insulating layer covering the array of electrodes.
  • a first source of electrical power is connected via a first electrical contact to alternating electrodes in the array of electrodes and a second source of electrical power is connected via a second electrical contact to remaining electrodes in the array of electrodes which are not connected to the first power source.
  • a method of making an electrostatic clamp includes depositing a thin metal film on an electrically insulting substrate, forming an array of electrodes by etching the thin metal film by the use of micro-lithographic technologies, wherein the electrodes which are formed by the etching have widths of less than approximately 100 ⁇ m, and spacings between the electrodes are less than approximately 100 ⁇ m.
  • the array of electrodes is coated with an insulating film such as silicon nitride, aluminum oxide, silicon dioxide and/or boron nitride and alternating electrodes are connected to a common electrical contact.
  • the invention also provides a method of processing a substrate in a process chamber having an electrostatic clamp for supporting the substrate during processing thereof, wherein the method comprises: supplying a substrate to the process chamber at a position above the electrostatic clamp, the clamp including electrodes having widths of less than approximately 100 ⁇ m and spacings between electrodes of less than approximately 100 ⁇ m; clamping the substrate by supplying sufficient electrical power to the clamp to electrostatically attract the substrate against the upper surface of the clamp; and processing the substrate.
  • the process can further include supplying a heat transfer gas between the lower surface of the substrate and the upper surface of the clamp. For instance, the upper surface of the substrate can be etched or coated during the processing step.
  • the process chamber can be part of an ECR reactor, TCP reactor or parallel plate reactor.
  • the clamp can be a bipolar electrostatic chuck and the substrate can be a glass panel suitable for use in making a flat panel display or a semiconductor wafer.
  • the clamp can be supplied DC voltage of 50 to 1000 volts during the clamping step.
  • helium gas can be supplied to a space between the lower surface of the substrate and the upper surface of the clamp by passing the helium through one or more channels in the clamp.
  • FIG. 1 is a top view of an electrostatic clamp according to the present invention wherein electrode lines are enlarged for clarity;
  • FIG. 2 is a cross-sectional side view of the electrostatic clamp taken along line 2-2 of FIG. 1 ;
  • FIG. 3 is a graph of the electrostatic pressure in Torr versus applied voltage in volts for an electrostatic clamp according to the present invention having 10 ⁇ m wide electrode lines and spaces between the electrodes of 20, 50, 100, and 200 ⁇ m;
  • FIG. 4 is a graph of electrostatic pressure in Torr versus applied voltage in volts for an electrostatic clamp according to the present invention having 10 ⁇ m wide electrode lines and spaces between the electrodes of 5, 10, 20, and 40 ⁇ m;
  • FIG. 5 is an enlarged side view of an electrostatic clamp showing the electric fields created
  • FIG. 6 is an enlarged side sectional view of the electrostatic clamp according to the present invention.
  • FIG. 7 is a graph of the effect of applied voltage on electrostatic clamp performance for two variations of the present invention. Detailed Description of the Preferred Embodiments
  • the present invention provides an electrostatic clamp 10 as shown in FIGS. 1 and 2 which can be used to clamp substrates such as large dielectric substrates within a processing chamber such as a vacuum chamber.
  • Dielectric objects can be electrostatically clamped by immersing the dielectric object in a non-uniform electric field.
  • the non-uniform electric field produces a force which tends to pull the dielectric object into the region of the highest electric field.
  • the electrostatic clamp 10 includes a base 12 of dielectric material such as glass, alumina, etc., on which a plurality of electrodes 14 of electrically conductive material such as aluminum, copper, tungsten, etc., are formed as spaced-apart lines on the base.
  • the pattern of the electrodes 14 formed on the base 12 is an interdigitated pattern of two sets of alternating parallel conductor lines.
  • other electrode patterns such as a concentric circular pattern or an irregular pattern can also be used.
  • the pattern may be interrupted by lifter pin holes (not shown) or other features which may be located on the surface of the electrostatic clamp 10.
  • electrical connectors 16,18 passing through holes in the base connect the conductor lines to suitable power sources.
  • the contacts can thus deliver the desired voltage to the electrostatic clamp 10.
  • Alternating electrodes 14 in the electrode array are connected to one electrical contact 16, while opposite alternating electrodes are connected to the other of the electrical contacts 18.
  • adjacent electrodes 14 are oppositely charged by one or more voltage sources connected to the electrical contacts 16,18.
  • the oppositely charged electrodes create a non-uniform electric field 20 above dielectric coating 24.
  • the non-uniform electric field 20 causes a dielectric workpiece 22 which is placed on the dielectric coating 24 of the electrostatic clamp 10 to be pulled toward the region of the highest electric field.
  • the region of highest electric field is generally located between the oppositely charged electrodes.
  • Conventional electrostatic clamps used for clamping semiconducting or conducting substrates such as silicon wafers include spaced-apart electrode lines with line widths of approximately 3 mm and spacings between lines of approximately 1 mm. If such an electrostatic clamp was used to hold a dielectric substrate, the voltage required to create the necessary clamping force which overcomes the backside pressure applied by the cooling gas would be approximately 5000 volts.
  • the attractive force generated by known electrostatic clamps on a dielectric workpiece is relatively weak, since conventional manufacturing methods produce electrode lines and spaces between electrode lines which are no less than several hundred microns wide. With such arrangements, thousands of volts are required to hold a dielectric substrate 22 (such as the type used to produce flat panel displays) with the several Torr required to hold the substrate securely on the electrostatic clamp 10. These high voltages are undesirable for a number of reasons including, safety concerns, potential damage to devices being processed on the substrate, added design complexity, high power consumption and high costs associated with design of the electrostatic clamp and electrical circuits capable of delivering and handling the high voltages. High voltages are also undesirable due to the potential to cause arcing or other malfunctions as a result of irregularities in the electrostatic clamp or the processing system.
  • FIG. 3 illustrates the electrostatic pressure acting on a dielectric substrate for different applied voltages with an electrostatic clamp 10 having electrode line widths of 10 ⁇ m.
  • an electrostatic pressure of almost 4 Torr can be created by application of only 1000 volts to an electrostatic clamp with a spacing between electrodes of 200 ⁇ m.
  • the voltage required to create a desired clamping force can be progressively decreased by decreasing the spacing between the electrodes to 100 ⁇ m, 50 ⁇ m and 20 ⁇ m, as shown in FIG. 3.
  • the voltages required to operate the electrostatic clamp 10 may be still further reduced by decreasing the spacing between electrodes from 40 ⁇ m to 20 ⁇ m, 10 ⁇ m or 5 ⁇ m, as shown in FIG. 4.
  • electrostatic clamps can be greatly increased by electrode lines and spaces which are substantially smaller than conventional electrostatic clamps.
  • conventional manufacturing methods can only produce electrode lines and spaces which are no less than several hundred microns wide.
  • manufacture of electrostatic clamps with small electrode line widths and spacings is further complicated by the requirements in a vacuum processing chamber for vacuum compatibility, high holding forces, good thermal conductivity, and excellent mechanical abrasion resistance.
  • the electrostatic clamp 10 of the present invention can be manufactured by flat panel display (AMLCD) manufacturing technology.
  • a suitable method of making the electrostatic clamp according to the present invention includes providing a dielectric substrate or base 12 on which the electrodes 14 are formed by pattern micro-lithography and etching using technologies which are generally used AMLCD manufacturing.
  • the electrostatic clamp 10 includes a base 12 which is preferably formed of glass or quartz.
  • the metal electrodes 14 are formed on the base 12 in a manner which will be described in more detail below.
  • the electrodes 14 are preferably formed of electrically conductive material such as aluminum or polysilicon. However, the electrodes may also be formed of other materials commonly used for electrodes such as Cr, Mo, indium-tin-oxide, or other less common metals.
  • the electrodes 14 are covered with an electrically insulating film 24 which protects the electrodes from abrasion, chemical attack, electrical breakdown and separates the substrate to be processed from the electrodes.
  • the insulating film 24 is preferably formed of PECVD nitride such as silicon nitride, silicon dioxide, boron nitride, aluminum oxide, or combinations thereof. However, other insulating materials, such as Si0 2 or Si ⁇ N 4 , may also be used.
  • nitride as a preferred coating is selected because it gives the electrostatic clamp 10 an abrasion resistant upper surface which protects the electrodes 14, the nitride has a high dielectric constant which improves the clamping force applied to the workpiece, and the nitride has a high breakdown voltage.
  • the electrostatic clamp 10 may be formed by the following sequence of steps: 1) providing a bare clean glass substrate of an appropriate size; 2) deposit a thin metal film on the substrate by sputtering; 3) coat the thin metal film with photo-resist; 4) expose the photo ⁇ resist to ultraviolet light through a mask having a desired pattern and subsequently remove unexposed resist; 5) plasma or wet-chemical etch exposed metal, leaving behind an electrode array pattern; 6) strip remaining photo-resist from electrode pattern; 7) coat the electrode pattern with an electrically insulating film; and 8) connect alternating electrodes to electrical contacts.
  • This process by which the electrostatic clamp according to the present invention may be manufactured is set forth by way of example only and is not intended as a limitation.
  • the variations on the method preferably include the use of micro-lithographic technology for patterning the electrodes in the form of a thin film, and the use of thin film deposition and etching technologies for formation of the electrode and coating layers.
  • the holding force of the electrostatic clamp according to the present invention increases as 1) the electrode line widths are reduced; 2) the spaces between the electrode lines are reduced; and 3) the coating layers are made thinner.
  • electrode line widths and spacings of tens of microns result in acceptable clamping forces at tens or hundreds of volts rather than thousands of volts.
  • FIG. 7 illustrates the effect of applied voltage on the performance of electrostatic clamp having electrodes with line widths of 10 ⁇ m, line spacings of 10 ⁇ m, and an insulating nitride coating of 1 ⁇ m.
  • the two plots shown in FIG. 7 represent two different embodiments of the present invention having insulating coatings with dielectric constants of 6 and 9. As can be seen in the graph, the higher dielectric constant provides a higher clamping force for the same voltage.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Coating Apparatus (AREA)

Abstract

An electrostatic clamp (10) for dielectric substrates (12) is operated with a low voltage electric source by reducing the width of electrode lines (14) to less than 100 νm and by reducing the spacing between adjacent electrode lines to less than 100 νm. The electrostatic clamp (10) includes an array of electrodes (14) such as aluminum formed on a base of insulating material (12) such as glass and covered by an insulating layer (24) such as nitride which covers and protects the electrodes. Electrical contacts (16, 18) apply voltages of opposite polarities to alternating electrode lines (14) to create a non-uniform electric field which causes a dielectric substrate (22) to be pulled toward the region of highest electric field. The reduced width electrode lines and spacings are created by the use of micro-lithographic techniques including thin film deposition and etching for formation of the electrode and the coating layers.

Description

LOW VOLTAGE ELECTROSTATIC CLAMP FOR SUBSTRATES SUCH AS DIELECTRIC SUBSTRATES
Field of the Invention
The present invention relates to an electrostatic clamp for holding substrates in a vacuum processing chamber, and more particularly, the present invention relates to a low voltage electrostatic clamp for clamping dielectric substrates.
Description of the Related Art
Vacuum processing chambers are generally used for etching and chemical vapor depositing (CVD) of materials on substrates by supplying an etching or deposition gas to the vacuum chamber and application of an RF field to the gas. Examples of parallel plate, transformer coupled plasma (TCP), and electron-cyclotron resonance (ECR) reactors are disclosed in commonly owned U.S. Patent Nos. 4,340,462; 4,948,458; and 5,200,232. The substrates are held in place within the vacuum chamber during processing by substrate holders. Conventional substrate holders include mechanical clamps and electrostatic clamps (ESC). Examples of mechanical clamps and ESC substrate holders are provided in commonly owned U.S. Patent No. 5,262,029 and commonly owned U.S. Application No. 08/401,524 filed on March 10, 1995. Substrate holders in the form of an electrode can supply radiofrequency (RF) power into the chamber, as disclosed in U.S. Patent No. 4,579,618. Mechanical clamps generally employ a clamp ring which surrounds the substrate and presses down on the top surface of the substrate around its periphery. Further examples of mechanical clamping rings are disclosed in U.S. Patent Nos. 4,615,755; 5,013,400; and 5,326,725. Due to the fact that these known mechanical clamps cover the edge portions of the substrate, mechanical clamps reduce the area of the substrate which is able to be processed. Some additional drawbacks of mechanical clamps are that the clamp ring may cause damage to the edge of the substrate or may cause particles to become dislodged and contaminate the substrate in the chamber. Although mechanical clamps are suitable for use in many applications with small substrates, when large substrates such as flat panel displays are processed using mechanical clamps, the panels may have a tendency to become bowed due to the supply of pressurized gas used for increasing thermal conduction between the substrate and the water cooled substrate holder.
Substrates used to make flat panel displays may have dimensions of about 320mm x 340mm, 360mm x 465mm, or as large as 600mm x 720mm with thicknesses of 0.7mm or 1.1mm and such substrates can be used for lap top computer screens. A discussion of flat panel display processing can be found in an article by Y. Kuo entitled "Reactive ion etching technology in thin-film- transistor processing," IBM J. Res. Develop., V. 36, No. 1 , January 1992. In the past, these large flat panel display substrates have been held in place in processing chambers by the use of mechanical clamps. However, mechanical clamps have the disadvantages discussed above.
Substrates including flat panel displays and smaller substrates can be cooled by the substrate holder during certain processing steps. Such cooling is performed by the application of an inert gas, such as helium, between the substrate holder and the opposed surface of the substrate. For instance, see U.S. Patent Nos. 5,160,152; 5,238,499; 5,350,479; and 5,534,816. The cooling gas typically fills channels or a pattern of grooves in the substrate holder and applies a back pressure to the substrate which tends to cause the substrate to become bowed upward at the center when the substrate is held only along the edges by a mechanical clamping apparatus. This bowing effect is even more pronounced for large substrates such as the type used to make flat panel displays. The bowing of the panel is undesirable since it causes non-uniform heat transfer to the substrate holder thus adversely affecting the processing of the panel.
Electrostatic chucks are used for holding semiconducting and conducting substrates in place in a vacuum chamber in situations where it is desirable to avoid a clamping ring which extends over a portion of the substrate upper surface. Electrostatic chucks of the monopolar type utilize a single electrode. For instance, see U.S. Patent No. 4,665,463. Electrostatic chucks of the bipolar type utilize mutual attraction between two electrically charged capacitor plates which are separated by a dielectric layer. For instance, see U.S. Patent Nos. 4,692,836 and 5,055,964. An electrostatic chuck generally comprises an electrode with a dielectric layer formed on the electrode. A substrate of conductive or semiconductive material which is placed on the dielectric layer is attracted toward the electrode. Although this electrostatic attraction can be obtained between semiconducting and conducting substrates and an electrostatic chuck, this type of electrostatic attraction cannot be obtained with dielectric materials. With respect to conducting and semiconducting substrates, electrostatic chucks are beneficial because they exert a holding force on the entire substrate which counteracts the force of the cooling gas applied to the back of the substrate and does not cause the substrate to bow or warp.
The benefits of an electrostatic chuck would be highly desirable for use with flat panel displays. However, because flat panel displays are generally made of non-conductive materials, such as glass, conventional electrostatic chucks cannot be used.
Summary of the Invention
The device according to the present invention addresses the disadvantages of the prior art by providing an electrostatic clamp which may be used for dielectric substrates. The electrostatic clamp can be used in a variety of manufacturing processes such as etching, plasma CVD, thermal CVD, RTP, implantation, sputtering, resist stripping, resist coating, lithography, substrate handling, etc. The electrostatic clamp according to the present invention operates at low voltages thereby avoiding problems associated with high voltage ESC systems. According to one aspect of the present invention, an electrostatic clamp for clamping dielectric substrates includes an array of electrodes formed on a base, wherein the width of each of the electrodes in the array of electrodes is less than approximately 100 μm, and the spacing between the electrodes is less than approximately 100 μm. A source of electrical power is connected to alternating electrodes in the array of electrodes. According to another aspect, the present invention involves an electrostatic clamp for clamping dielectric substrates including an array of electrodes formed on a base, each of the electrodes in the array of electrodes having an electrode width and a spacing between the electrodes, and an insulating layer covering the array of electrodes. A first source of electrical power is connected via a first electrical contact to alternating electrodes in the array of electrodes and a second source of electrical power is connected via a second electrical contact to remaining electrodes in the array of electrodes which are not connected to the first power source. The power sources apply voltages of opposite polarity and magnitudes of less than 1 kV to the first and second electrical contacts, wherein the electrode width and spacing is small enough that less than 1 kV applied to the first and second electrical contacts provides a sufficient clamping force to clamp a dielectric substrate while opposing an opposite force of at least 2 Torr of backside pressure. According to another aspect of the invention, a method of making an electrostatic clamp includes depositing a thin metal film on an electrically insulting substrate, forming an array of electrodes by etching the thin metal film by the use of micro-lithographic technologies, wherein the electrodes which are formed by the etching have widths of less than approximately 100 μm, and spacings between the electrodes are less than approximately 100 μm. The array of electrodes is coated with an insulating film such as silicon nitride, aluminum oxide, silicon dioxide and/or boron nitride and alternating electrodes are connected to a common electrical contact.
The invention also provides a method of processing a substrate in a process chamber having an electrostatic clamp for supporting the substrate during processing thereof, wherein the method comprises: supplying a substrate to the process chamber at a position above the electrostatic clamp, the clamp including electrodes having widths of less than approximately 100 μm and spacings between electrodes of less than approximately 100 μm; clamping the substrate by supplying sufficient electrical power to the clamp to electrostatically attract the substrate against the upper surface of the clamp; and processing the substrate. The process can further include supplying a heat transfer gas between the lower surface of the substrate and the upper surface of the clamp. For instance, the upper surface of the substrate can be etched or coated during the processing step. The process chamber can be part of an ECR reactor, TCP reactor or parallel plate reactor. The clamp can be a bipolar electrostatic chuck and the substrate can be a glass panel suitable for use in making a flat panel display or a semiconductor wafer. The clamp can be supplied DC voltage of 50 to 1000 volts during the clamping step. In order to cool the substrate, helium gas can be supplied to a space between the lower surface of the substrate and the upper surface of the clamp by passing the helium through one or more channels in the clamp. Brief Description of the Drawings
The invention will be described in greater detail with reference to the accompanying drawings in which like elements bear like reference numerals, and wherein:
FIG. 1 is a top view of an electrostatic clamp according to the present invention wherein electrode lines are enlarged for clarity;
FIG. 2 is a cross-sectional side view of the electrostatic clamp taken along line 2-2 of FIG. 1 ; FIG. 3 is a graph of the electrostatic pressure in Torr versus applied voltage in volts for an electrostatic clamp according to the present invention having 10 μm wide electrode lines and spaces between the electrodes of 20, 50, 100, and 200 μm; FIG. 4 is a graph of electrostatic pressure in Torr versus applied voltage in volts for an electrostatic clamp according to the present invention having 10 μm wide electrode lines and spaces between the electrodes of 5, 10, 20, and 40 μm;
FIG. 5 is an enlarged side view of an electrostatic clamp showing the electric fields created; FIG. 6 is an enlarged side sectional view of the electrostatic clamp according to the present invention; and
FIG. 7 is a graph of the effect of applied voltage on electrostatic clamp performance for two variations of the present invention. Detailed Description of the Preferred Embodiments
The present invention provides an electrostatic clamp 10 as shown in FIGS. 1 and 2 which can be used to clamp substrates such as large dielectric substrates within a processing chamber such as a vacuum chamber. Dielectric objects can be electrostatically clamped by immersing the dielectric object in a non-uniform electric field. The non-uniform electric field produces a force which tends to pull the dielectric object into the region of the highest electric field.
The electrostatic clamp 10 according to the present invention includes a base 12 of dielectric material such as glass, alumina, etc., on which a plurality of electrodes 14 of electrically conductive material such as aluminum, copper, tungsten, etc., are formed as spaced-apart lines on the base. Preferably, the pattern of the electrodes 14 formed on the base 12 is an interdigitated pattern of two sets of alternating parallel conductor lines. However, other electrode patterns, such as a concentric circular pattern or an irregular pattern can also be used. The pattern may be interrupted by lifter pin holes (not shown) or other features which may be located on the surface of the electrostatic clamp 10. To provide power of opposite polarity to the two sets of conductor lines, electrical connectors 16,18 passing through holes in the base connect the conductor lines to suitable power sources. The contacts can thus deliver the desired voltage to the electrostatic clamp 10. Alternating electrodes 14 in the electrode array are connected to one electrical contact 16, while opposite alternating electrodes are connected to the other of the electrical contacts 18.
As shown in FIG. 5, adjacent electrodes 14 are oppositely charged by one or more voltage sources connected to the electrical contacts 16,18. The oppositely charged electrodes create a non-uniform electric field 20 above dielectric coating 24. The non-uniform electric field 20 causes a dielectric workpiece 22 which is placed on the dielectric coating 24 of the electrostatic clamp 10 to be pulled toward the region of the highest electric field. The region of highest electric field is generally located between the oppositely charged electrodes. Conventional electrostatic clamps used for clamping semiconducting or conducting substrates such as silicon wafers include spaced-apart electrode lines with line widths of approximately 3 mm and spacings between lines of approximately 1 mm. If such an electrostatic clamp was used to hold a dielectric substrate, the voltage required to create the necessary clamping force which overcomes the backside pressure applied by the cooling gas would be approximately 5000 volts.
The attractive force generated by known electrostatic clamps on a dielectric workpiece is relatively weak, since conventional manufacturing methods produce electrode lines and spaces between electrode lines which are no less than several hundred microns wide. With such arrangements, thousands of volts are required to hold a dielectric substrate 22 (such as the type used to produce flat panel displays) with the several Torr required to hold the substrate securely on the electrostatic clamp 10. These high voltages are undesirable for a number of reasons including, safety concerns, potential damage to devices being processed on the substrate, added design complexity, high power consumption and high costs associated with design of the electrostatic clamp and electrical circuits capable of delivering and handling the high voltages. High voltages are also undesirable due to the potential to cause arcing or other malfunctions as a result of irregularities in the electrostatic clamp or the processing system.
FIG. 3 illustrates the electrostatic pressure acting on a dielectric substrate for different applied voltages with an electrostatic clamp 10 having electrode line widths of 10 μm. As shown in FIG. 3, when the line width is reduced to 10 μm, an electrostatic pressure of almost 4 Torr can be created by application of only 1000 volts to an electrostatic clamp with a spacing between electrodes of 200 μm. The voltage required to create a desired clamping force can be progressively decreased by decreasing the spacing between the electrodes to 100 μm, 50 μm and 20 μm, as shown in FIG. 3. The voltages required to operate the electrostatic clamp 10 may be still further reduced by decreasing the spacing between electrodes from 40 μm to 20 μm, 10 μm or 5 μm, as shown in FIG. 4. As explained above, the attractive force generated by electrostatic clamps can be greatly increased by electrode lines and spaces which are substantially smaller than conventional electrostatic clamps. However, conventional manufacturing methods can only produce electrode lines and spaces which are no less than several hundred microns wide. Thus, there is a need in the art for a process capable of providing electrostatic clamps having a large number of closely spaced conductor lines while minimizing the expense of making such lines on a large scale such that the clamp can be used for clamping large dielectric substrates such as flat panel displays. It should be noted, however, that manufacture of electrostatic clamps with small electrode line widths and spacings is further complicated by the requirements in a vacuum processing chamber for vacuum compatibility, high holding forces, good thermal conductivity, and excellent mechanical abrasion resistance.
Semiconductor wafer processing technology is unsuitable for manufacturing devices having dielectric substrates. Thus, in order to achieve extremely small electrode lines with very close spacing over a large area with plasma-compatible materials on a dielectric substrate or base, the electrostatic clamp 10 of the present invention can be manufactured by flat panel display (AMLCD) manufacturing technology. A suitable method of making the electrostatic clamp according to the present invention includes providing a dielectric substrate or base 12 on which the electrodes 14 are formed by pattern micro-lithography and etching using technologies which are generally used AMLCD manufacturing.
An enlarged cross-sectional view of a portion of an electrostatic clamp 10 according to the present invention is shown by way of example in FIG. 6. The electrostatic clamp 10 includes a base 12 which is preferably formed of glass or quartz. The metal electrodes 14 are formed on the base 12 in a manner which will be described in more detail below. The electrodes 14 are preferably formed of electrically conductive material such as aluminum or polysilicon. However, the electrodes may also be formed of other materials commonly used for electrodes such as Cr, Mo, indium-tin-oxide, or other less common metals. The electrodes 14 are covered with an electrically insulating film 24 which protects the electrodes from abrasion, chemical attack, electrical breakdown and separates the substrate to be processed from the electrodes. The insulating film 24 is preferably formed of PECVD nitride such as silicon nitride, silicon dioxide, boron nitride, aluminum oxide, or combinations thereof. However, other insulating materials, such as Si02 or Si^N4, may also be used. The use of nitride as a preferred coating is selected because it gives the electrostatic clamp 10 an abrasion resistant upper surface which protects the electrodes 14, the nitride has a high dielectric constant which improves the clamping force applied to the workpiece, and the nitride has a high breakdown voltage. The electrostatic clamp 10 according to the present invention may be formed by the following sequence of steps: 1) providing a bare clean glass substrate of an appropriate size; 2) deposit a thin metal film on the substrate by sputtering; 3) coat the thin metal film with photo-resist; 4) expose the photo¬ resist to ultraviolet light through a mask having a desired pattern and subsequently remove unexposed resist; 5) plasma or wet-chemical etch exposed metal, leaving behind an electrode array pattern; 6) strip remaining photo-resist from electrode pattern; 7) coat the electrode pattern with an electrically insulating film; and 8) connect alternating electrodes to electrical contacts. This process by which the electrostatic clamp according to the present invention may be manufactured is set forth by way of example only and is not intended as a limitation.
There are many variations on this process using flat panel display manufacturing methods. However, the variations on the method preferably include the use of micro-lithographic technology for patterning the electrodes in the form of a thin film, and the use of thin film deposition and etching technologies for formation of the electrode and coating layers. The holding force of the electrostatic clamp according to the present invention increases as 1) the electrode line widths are reduced; 2) the spaces between the electrode lines are reduced; and 3) the coating layers are made thinner. As shown in FIGS. 3 and 4, electrode line widths and spacings of tens of microns result in acceptable clamping forces at tens or hundreds of volts rather than thousands of volts.
The pressure exerted by the electrostatic clamp 10 is also affected by the dielectric constant of the insulating coating. FIG. 7 illustrates the effect of applied voltage on the performance of electrostatic clamp having electrodes with line widths of 10 μm, line spacings of 10 μm, and an insulating nitride coating of 1 μm. The two plots shown in FIG. 7 represent two different embodiments of the present invention having insulating coatings with dielectric constants of 6 and 9. As can be seen in the graph, the higher dielectric constant provides a higher clamping force for the same voltage. While the invention has been described in detail with reference to preferred embodiments thereof, it will be apparent to one skilled in the art that various changes can be made, and equivalents employed without departing from the spirit and scope of the invention.

Claims

WHAT IS CLAIMED IS:
1. An electrostatic clamp for clamping dielectric substrates comprising: an array of spaced-apart and electrically conductive electrodes formed on a dielectric base, wherein the width of each of the electrodes in the array of electrodes is less than approximately 100 μm, and the spacing between the electrodes is less than approximately 100 μm; an electrical contact connected to a first group of the electrodes and a second electrical contact connected to a second group of the electrodes, the first and second groups of electrodes alternating with respect to each other in the array of electrodes.
2. The electrostatic clamp according to Claim 1 , wherein the width of the electrodes is less than approximately 50 μm.
3. The electrostatic clamp according to Claim 1, wherein the spacing between the electrodes is less than approximately 50 μm.
4. The electrostatic clamp according to Claim 1 , wherein the spacing between the electrodes is approximately 5 to 20 μm and the width of the electrodes is approximately 5 to 20 μm.
5. The electrostatic clamp according to Claim 1 , wherein the array of electrodes is covered with a dielectric insulating layer.
6. The electrostatic clamp according to Claim 5, wherein the insulating layer is formed of silicon nitride, silicon oxide, aluminum oxide, boron nitride or combinations thereof.
7. The electrostatic clamp according to Claim 5, wherein the insulating layer has a thickness of less than 10 μm.
8. The electrostatic clamp according to Claim 5, wherein the insulating layer has a dielectric constant in a range of 6 to 9.
9. The electrostatic clamp according to Claim 1, wherein the base is formed of glass and the array of electrodes is formed of aluminum.
10. An electrostatic clamp for clamping dielectric substrates comprising: an array of electrodes formed on a base, each of the electrodes in the array of electrodes having an electrode width and a spacing between electrodes; an insulating layer covering the array of electrodes; a first electrical contact connected to alternating electrodes in the array of electrodes; a second electrical contact connected to remaining electrodes in the array of electrodes which are not connected to the first electrical contact; a voltage source for applying voltages of less than 1 kV to the first and second electrical contacts, wherein the electrode width and spacing is small enough that less than 1 kV applied to the first and second electrical contacts provides a sufficient clamping force to clamp a dielectric substrate against at least 2 Torr of backside pressure.
1 1. The electrostatic clamp according to Claim 10, wherein the width of the electrodes is less than approximately 100 μm.
12. The electrostatic clamp according to Claim 10, wherein the spacing between the electrodes is less than approximately 100 μm.
13. The electrostatic clamp according to Claim 10, wherein the spacing between the electrodes is approximately 5 to 50 μm and the spacing is approximately 5 to 50 μm.
14. A method of making an electrostatic clamp comprising: depositing a thin metal film on a dielectric substrate; forming an array of electrodes by etching the thin metal film by micro-lithography, wherein the electrodes which are formed by the etching have widths of less than approximately 100 μm, and spacings between the electrodes are less than approximately 100 μm; coating the electrodes with an electrically insulating film; and connecting common electrical contacts to alternating electrodes in the array of electrodes.
15. The method of making an electrostatic clamp according to Claim 14, wherein the step of depositing the thin metal film includes depositing the thin metal film by sputtering.
16. The method of making an electrostatic clamp according to Claim 14, wherein the step of etching the thin metal film comprises: coating the thin metal film with photo-resist; exposing the photo-resist through a mask; removing the unexposed photo-resist so as to provide exposed metal portions of the metal film; and etching the exposed metal portions so as to form the array of electrodes from the remainder of the metal film.
17. The method of making an electrostatic clamp according to Claim 14, wherein the step of forming an array of electrodes includes forming electrodes wherein the width of the electrodes is approximately 5 to 50 μm.
18. The method of making an electrostatic clamp according to Claim 14, wherein the step of forming an array of electrodes includes forming electrodes wherein the spacing between the electrodes is between 5 and 50 μm.
19. The method of making an electrostatic clamp according to Claim 14, wherein the step of forming an array of electrodes includes forming electrodes having widths of approximately 5 to 20 μm and spacings between the electrodes of approximately 5 to 20 μm.
20. The method of making an electrostatic clamp according to Claim 14, wherein the step of coating the electrodes with an insulating film includes coating the electrodes with a layer of silicon nitride, boron nitride, aluminum oxide and/or silicon dioxide.
21. The method of making an electrostatic clamp according to Claim 14, wherein the step of depositing the thin metal film includes depositing a thin film of aluminum, chromium, tungsten, molybdenum or metal oxide on a glass substrate.
22. A method of processing a substrate in a process chamber having an electrostatic clamp for supporting the substrate during processing thereof, the method comprising: supplying a substrate to the process chamber at a position above the electrostatic clamp, the clamp including an array of electrodes having conductor widths of less than 100 μm and spaces between the electrodes of less than 100 μm; clamping the substrate by supplying sufficient voltage to the clamp to electrostatically attract the substrate against the upper surface of the clamp; and processing an exposed surface of the substrate.
23. The method of Claim 22, further comprising supplying a heat transfer gas between the lower surface of the substrate and the upper surface of the clamp.
24. The method of Claim 22, wherein the upper surface of the substrate is etched in a plasma environment during the processing step.
25. The method of Claim 22, wherein the upper surface of the substrate is coated in a plasma environment during the processing step.
26. The method of Claim 22, wherein the process chamber is part of an ECR reactor, TCP reactor or parallel plate reactor.
27. The method of Claim 22, wherein the clamp is a bipolar electrostatic chuck and the substrate is a glass panel suitable for use in making a flat panel display.
28. The method of Claim 22, wherein the clamp is a bipolar electrostatic chuck and the substrate is a semiconductor wafer.
29. The method of Claim 21 , wherein the array of electrodes is supplied DC voltage of less than 1000 volts during the clamping step.
30. The method of Claim 22, wherein helium gas is supplied to a space between the lower surface of the substrate and the upper surface of the clamp by passing the helium through one or more channels in the clamp.
PCT/US1996/020883 1995-12-22 1996-12-20 Low voltage electrostatic clamp for substrates such as dielectric substrates WO1997023945A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP52388897A JP3941966B2 (en) 1995-12-22 1996-12-20 Low voltage electrostatic clamp for substrates such as insulating substrates
EP96945445A EP0880818B1 (en) 1995-12-22 1996-12-20 Low voltage electrostatic clamp for substrates such as dielectric substrates

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/577,382 US5838529A (en) 1995-12-22 1995-12-22 Low voltage electrostatic clamp for substrates such as dielectric substrates
US08/577,382 1995-12-22

Publications (2)

Publication Number Publication Date
WO1997023945A1 true WO1997023945A1 (en) 1997-07-03
WO1997023945A9 WO1997023945A9 (en) 1997-09-25

Family

ID=24308464

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/020883 WO1997023945A1 (en) 1995-12-22 1996-12-20 Low voltage electrostatic clamp for substrates such as dielectric substrates

Country Status (4)

Country Link
US (1) US5838529A (en)
EP (1) EP0880818B1 (en)
JP (1) JP3941966B2 (en)
WO (1) WO1997023945A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001358193A (en) * 2000-06-13 2001-12-26 Ulvac Japan Ltd Electrostatic chucking system, substrate-conveying device, vacuum processing device and substrate-holding method
EP1662559A3 (en) * 2004-11-30 2007-12-19 Sanyo Electric Co., Ltd. Chucking method and processing method using the same
JP2008205508A (en) * 2008-05-15 2008-09-04 Ulvac Japan Ltd Substrate carrier, and vacuum processing apparatus
JP2008205509A (en) * 2008-05-15 2008-09-04 Ulvac Japan Ltd Method for carrying insulating substrate, and alignment method
US8238072B2 (en) 2004-03-19 2012-08-07 Creative Technology Corporation Bipolar electrostatic chuck
US11121117B2 (en) 2017-03-08 2021-09-14 Commissariat A L'energie Atomique Et Aux Energies Alternatives Method for self-assembling microelectronic components

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6669653B2 (en) * 1997-05-05 2003-12-30 Trig Medical Ltd. Method and apparatus for monitoring the progress of labor
JP3805134B2 (en) * 1999-05-25 2006-08-02 東陶機器株式会社 Electrostatic chuck for insulating substrate adsorption
US6444083B1 (en) 1999-06-30 2002-09-03 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacturing thereof
US6408786B1 (en) 1999-09-23 2002-06-25 Lam Research Corporation Semiconductor processing equipment having tiled ceramic liner
US6227140B1 (en) 1999-09-23 2001-05-08 Lam Research Corporation Semiconductor processing equipment having radiant heated ceramic liner
US6673198B1 (en) 1999-12-22 2004-01-06 Lam Research Corporation Semiconductor processing equipment having improved process drift control
DE60123052T2 (en) * 2000-06-14 2007-03-15 Herman Allison ELECTRO-adhesion DEVICE
US6506254B1 (en) 2000-06-30 2003-01-14 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US6890861B1 (en) * 2000-06-30 2005-05-10 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US6475336B1 (en) 2000-10-06 2002-11-05 Lam Research Corporation Electrostatically clamped edge ring for plasma processing
US6620520B2 (en) 2000-12-29 2003-09-16 Lam Research Corporation Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof
US7128804B2 (en) * 2000-12-29 2006-10-31 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US6613442B2 (en) 2000-12-29 2003-09-02 Lam Research Corporation Boron nitride/yttria composite components of semiconductor processing equipment and method of manufacturing thereof
US6533910B2 (en) 2000-12-29 2003-03-18 Lam Research Corporation Carbonitride coated component of semiconductor processing equipment and method of manufacturing thereof
US6790242B2 (en) 2000-12-29 2004-09-14 Lam Research Corporation Fullerene coated component of semiconductor processing equipment and method of manufacturing thereof
US6537429B2 (en) 2000-12-29 2003-03-25 Lam Research Corporation Diamond coatings on reactor wall and method of manufacturing thereof
US6830622B2 (en) * 2001-03-30 2004-12-14 Lam Research Corporation Cerium oxide containing ceramic components and coatings in semiconductor processing equipment and methods of manufacture thereof
US6483690B1 (en) 2001-06-28 2002-11-19 Lam Research Corporation Ceramic electrostatic chuck assembly and method of making
US6780787B2 (en) * 2002-03-21 2004-08-24 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US7311797B2 (en) * 2002-06-27 2007-12-25 Lam Research Corporation Productivity enhancing thermal sprayed yttria-containing coating for plasma reactor
US6898065B2 (en) * 2002-07-26 2005-05-24 Brad Mays Method and apparatus for operating an electrostatic chuck in a semiconductor substrate processing system
US7033443B2 (en) * 2003-03-28 2006-04-25 Axcelis Technologies, Inc. Gas-cooled clamp for RTP
JP4247739B2 (en) * 2003-07-09 2009-04-02 Toto株式会社 Method of attracting glass substrate by electrostatic chuck and electrostatic chuck
EP1498777A1 (en) * 2003-07-15 2005-01-19 ASML Netherlands B.V. Substrate holder and lithographic projection apparatus
EP1498780A3 (en) * 2003-07-15 2005-04-06 ASML Netherlands B.V. Substrate holder and lithographic projection apparatus
US7072165B2 (en) * 2003-08-18 2006-07-04 Axcelis Technologies, Inc. MEMS based multi-polar electrostatic chuck
US6947274B2 (en) * 2003-09-08 2005-09-20 Axcelis Technologies, Inc. Clamping and de-clamping semiconductor wafers on an electrostatic chuck using wafer inertial confinement by applying a single-phase square wave AC clamping voltage
US7072166B2 (en) * 2003-09-12 2006-07-04 Axcelis Technologies, Inc. Clamping and de-clamping semiconductor wafers on a J-R electrostatic chuck having a micromachined surface by using force delay in applying a single-phase square wave AC clamping voltage
US6905984B2 (en) * 2003-10-10 2005-06-14 Axcelis Technologies, Inc. MEMS based contact conductivity electrostatic chuck
US6946403B2 (en) * 2003-10-28 2005-09-20 Axcelis Technologies, Inc. Method of making a MEMS electrostatic chuck
US7245357B2 (en) * 2003-12-15 2007-07-17 Asml Netherlands B.V. Lithographic apparatus and device manufacturing method
KR100526923B1 (en) * 2004-01-05 2005-11-09 삼성전자주식회사 Manufactureing method and lift pin of semiconductor production device therefor
TWI431707B (en) 2005-07-08 2014-03-21 Creative Tech Corp Electrostatic cups and electrostatic chuck with the electrode sheet
DE202005011367U1 (en) 2005-07-18 2005-09-29 Retzlaff, Udo, Dr. Transfer-ESC for moving ultra-thin chips during manufacture has a base material wafer with a multiplicity of grouped electrode cells each with an electrode tip, insulator, outer electrode cover and dielectric cover
US20070139855A1 (en) * 2005-12-21 2007-06-21 Asml Netherlands B.V. Lithographic apparatus and method of manufacturing an electrostatic clamp for a lithographic apparatus
JP4982554B2 (en) * 2006-03-29 2012-07-25 ドクトル・ヨハネス・ハイデンハイン・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング Method for holding scale on carrier and assembly comprising carrier and scale
WO2008082977A2 (en) * 2006-12-26 2008-07-10 Saint-Gobain Ceramics & Plastics, Inc. Electrostatic chuck and method of forming
WO2008082978A2 (en) 2006-12-26 2008-07-10 Saint-Gobain Ceramics & Plastics, Inc. Electrostatic chuck and method of forming
KR100886015B1 (en) 2007-05-15 2009-02-26 삼성전자주식회사 Dry cleaning method of semiconductor production device having muti-lifter
US7972471B2 (en) * 2007-06-29 2011-07-05 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
WO2009078923A2 (en) 2007-12-19 2009-06-25 Lam Research Corporation Film adhesive for semiconductor vacuum processing apparatus
CN101903979B (en) 2007-12-19 2012-02-01 朗姆研究公司 Composite showerhead electrode assembly, method for connecting members thereof, and substrate processing method
US7760004B2 (en) * 2008-10-30 2010-07-20 Analog Devices, Inc. Clamp networks to insure operation of integrated circuit chips
CN109298602B (en) 2012-02-03 2021-10-15 Asml荷兰有限公司 Substrate holder and lithographic apparatus
GB201321463D0 (en) 2013-12-05 2014-01-22 Oxford Instr Nanotechnology Tools Ltd Electrostatic clamping method and apparatus
CN105812989A (en) * 2014-12-31 2016-07-27 鸿富锦精密工业(深圳)有限公司 Loudspeaker
DE102019101657A1 (en) 2019-01-23 2020-07-23 Berliner Glas Kgaa Herbert Kubatz Gmbh & Co Holding device for electrostatically holding a component with a base body joined by diffusion bonding and method for its production
KR20220002943A (en) 2019-04-05 2022-01-07 헤레우스 코나믹 노스 아메리카 엘엘씨 Controlled Porous Yttrium Oxide for Etching Applications
WO2022072711A1 (en) 2020-10-03 2022-04-07 Heraeus Conamic North America Llc Sintered yttrium oxide body of large dimension
KR20230088721A (en) 2020-10-15 2023-06-20 헤레우스 코나믹 노스 아메리카 엘엘씨 Multi-layer sintered ceramic body and manufacturing method
JP2024501484A (en) 2020-12-18 2024-01-12 ヘレーウス コナミック ノース アメリカ エルエルシー Multilayer sintered ceramic body
CN118354900A (en) 2021-12-23 2024-07-16 贺利氏科纳米北美有限责任公司 Multilayer sintered ceramic body and method for producing same
EP4215360A1 (en) 2022-01-24 2023-07-26 Heraeus Conamic North America LLC Multilayer sintered ceramic body and method of making
TW202340123A (en) 2022-03-31 2023-10-16 美商賀利氏科納米北美有限責任公司 High frequency polishing of ceramics
EP4269024A1 (en) 2022-04-29 2023-11-01 Heraeus Conamic North America LLC High frequency polishing of ceramics

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991003833A1 (en) * 1989-09-06 1991-03-21 Mcnc Electrostatic handling device
EP0506537A1 (en) * 1991-03-28 1992-09-30 Shin-Etsu Chemical Co., Ltd. Electrostatic chuck
EP0512936A1 (en) * 1991-05-02 1992-11-11 International Business Machines Corporation Temperature cycling ceramic electrostatic chuck
US5315473A (en) * 1992-01-21 1994-05-24 Applied Materials, Inc. Isolated electrostatic chuck and excitation method

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634740A (en) * 1970-04-20 1972-01-11 Addressograph Multigraph Electrostatic holddown
US3916270A (en) * 1974-05-02 1975-10-28 Tektronix Inc Electrostatic holddown apparatus
US4184188A (en) * 1978-01-16 1980-01-15 Veeco Instruments Inc. Substrate clamping technique in IC fabrication processes
US4384918A (en) * 1980-09-30 1983-05-24 Fujitsu Limited Method and apparatus for dry etching and electrostatic chucking device used therein
US4340462A (en) * 1981-02-13 1982-07-20 Lam Research Corporation Adjustable electrode plasma processing chamber
GB2106325A (en) * 1981-09-14 1983-04-07 Philips Electronic Associated Electrostatic chuck
JPS6059104B2 (en) * 1982-02-03 1985-12-23 株式会社東芝 electrostatic chuck board
US4551192A (en) * 1983-06-30 1985-11-05 International Business Machines Corporation Electrostatic or vacuum pinchuck formed with microcircuit lithography
GB2147459A (en) * 1983-09-30 1985-05-09 Philips Electronic Associated Electrostatic chuck for semiconductor wafers
US4692836A (en) * 1983-10-31 1987-09-08 Toshiba Kikai Kabushiki Kaisha Electrostatic chucks
US4579618A (en) * 1984-01-06 1986-04-01 Tegal Corporation Plasma reactor apparatus
US4534816A (en) * 1984-06-22 1985-08-13 International Business Machines Corporation Single wafer plasma etch reactor
US4615755A (en) * 1985-08-07 1986-10-07 The Perkin-Elmer Corporation Wafer cooling and temperature control for a plasma etching system
US4724510A (en) * 1986-12-12 1988-02-09 Tegal Corporation Electrostatic wafer clamp
US5262029A (en) * 1988-05-23 1993-11-16 Lam Research Method and system for clamping semiconductor wafers
US4962441A (en) * 1989-04-10 1990-10-09 Applied Materials, Inc. Isolated electrostatic wafer blade clamp
US4948458A (en) * 1989-08-14 1990-08-14 Lam Research Corporation Method and apparatus for producing magnetically-coupled planar plasma
US5013400A (en) * 1990-01-30 1991-05-07 General Signal Corporation Dry etch process for forming champagne profiles, and dry etch apparatus
JP3129452B2 (en) * 1990-03-13 2001-01-29 富士電機株式会社 Electrostatic chuck
US5238499A (en) * 1990-07-16 1993-08-24 Novellus Systems, Inc. Gas-based substrate protection during processing
US5055964A (en) * 1990-09-07 1991-10-08 International Business Machines Corporation Electrostatic chuck having tapered electrodes
US5200232A (en) * 1990-12-11 1993-04-06 Lam Research Corporation Reaction chamber design and method to minimize particle generation in chemical vapor deposition reactors
US5191506A (en) * 1991-05-02 1993-03-02 International Business Machines Corporation Ceramic electrostatic chuck
US5350479A (en) * 1992-12-02 1994-09-27 Applied Materials, Inc. Electrostatic chuck for high power plasma processing
US5326725A (en) * 1993-03-11 1994-07-05 Applied Materials, Inc. Clamping ring and susceptor therefor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991003833A1 (en) * 1989-09-06 1991-03-21 Mcnc Electrostatic handling device
EP0506537A1 (en) * 1991-03-28 1992-09-30 Shin-Etsu Chemical Co., Ltd. Electrostatic chuck
EP0512936A1 (en) * 1991-05-02 1992-11-11 International Business Machines Corporation Temperature cycling ceramic electrostatic chuck
US5315473A (en) * 1992-01-21 1994-05-24 Applied Materials, Inc. Isolated electrostatic chuck and excitation method

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001358193A (en) * 2000-06-13 2001-12-26 Ulvac Japan Ltd Electrostatic chucking system, substrate-conveying device, vacuum processing device and substrate-holding method
JP4640876B2 (en) * 2000-06-13 2011-03-02 株式会社アルバック Substrate transfer device
US8238072B2 (en) 2004-03-19 2012-08-07 Creative Technology Corporation Bipolar electrostatic chuck
EP1662559A3 (en) * 2004-11-30 2007-12-19 Sanyo Electric Co., Ltd. Chucking method and processing method using the same
US7495881B2 (en) 2004-11-30 2009-02-24 Sanyo Electric Co., Ltd. Chucking method and processing method using the same
JP2008205508A (en) * 2008-05-15 2008-09-04 Ulvac Japan Ltd Substrate carrier, and vacuum processing apparatus
JP2008205509A (en) * 2008-05-15 2008-09-04 Ulvac Japan Ltd Method for carrying insulating substrate, and alignment method
US11121117B2 (en) 2017-03-08 2021-09-14 Commissariat A L'energie Atomique Et Aux Energies Alternatives Method for self-assembling microelectronic components

Also Published As

Publication number Publication date
JP3941966B2 (en) 2007-07-11
EP0880818B1 (en) 2003-02-26
JP2000502509A (en) 2000-02-29
US5838529A (en) 1998-11-17
EP0880818A1 (en) 1998-12-02

Similar Documents

Publication Publication Date Title
EP0880818B1 (en) Low voltage electrostatic clamp for substrates such as dielectric substrates
WO1997023945A9 (en) Low voltage electrostatic clamp for substrates such as dielectric substrates
US5805408A (en) Electrostatic clamp with lip seal for clamping substrates
EP0049588B1 (en) Method and apparatus for dry etching and electrostatic chucking device used therein
US5847918A (en) Electrostatic clamping method and apparatus for dielectric workpieces in vacuum processors
EP2380187B1 (en) Conductive seal ring electrostatic chuck
US5606485A (en) Electrostatic chuck having improved erosion resistance
KR100578281B1 (en) Electrostatic support assembly having an integral ion focus ring
JP4703050B2 (en) Substrate dechuck method and apparatus
US6117246A (en) Conductive polymer pad for supporting a workpiece upon a workpiece support surface of an electrostatic chuck
EP0439000B1 (en) Electrostatic clamp and method
EP0693770A1 (en) Electrostatic chuck for magnetic flux processing
US7736462B2 (en) Installation for processing a substrate
US20140150246A1 (en) Apparatus and Method for Carrying Substrates
EP0692814A1 (en) Multi-electrode electrostatic chuck
KR20040002552A (en) Electrostatic chuck device
JPH1064989A (en) Shield for electrostatic chuck
US5283087A (en) Plasma processing method and apparatus
KR20040028989A (en) Showerhead electrode design for semiconductor processing reactor
US5745332A (en) Monopolar electrostatic chuck having an electrode in contact with a workpiece
KR20000035607A (en) Conductive polymer pad for supporting a workpiece upon a workpiece support surface of an electrostatic chuck
Ogiya et al. Study of substrate cooling mechanism of ICP dry etching system in non-silicon field

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

COP Corrected version of pamphlet

Free format text: PAGES 1/4-4/4,DRAWINGS,REPLACED BY NEW PAGES BEARING THE SAME NUMBER;DUE TO LATE TRANSMITTAL BY THERECEIVING OFFICE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref country code: JP

Ref document number: 1997 523888

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1996945445

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1996945445

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1996945445

Country of ref document: EP