WO1997014021A1 - Systeme d'acquisition des donnees ultrasonique avec ordinateur portatif - Google Patents

Systeme d'acquisition des donnees ultrasonique avec ordinateur portatif Download PDF

Info

Publication number
WO1997014021A1
WO1997014021A1 PCT/US1996/016262 US9616262W WO9714021A1 WO 1997014021 A1 WO1997014021 A1 WO 1997014021A1 US 9616262 W US9616262 W US 9616262W WO 9714021 A1 WO9714021 A1 WO 9714021A1
Authority
WO
WIPO (PCT)
Prior art keywords
receiver
signal
memory
ultrasonic
portable computer
Prior art date
Application number
PCT/US1996/016262
Other languages
English (en)
Inventor
Michael J. Moore
Francis J. Dodd
Original Assignee
Westinghouse Electric Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Westinghouse Electric Corporation filed Critical Westinghouse Electric Corporation
Priority to AU74376/96A priority Critical patent/AU7437696A/en
Publication of WO1997014021A1 publication Critical patent/WO1997014021A1/fr

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01H—MEASUREMENT OF MECHANICAL VIBRATIONS OR ULTRASONIC, SONIC OR INFRASONIC WAVES
    • G01H1/00—Measuring characteristics of vibrations in solids by using direct conduction to the detector

Definitions

  • This invention relates to an apparatus for acquiring ultrasonic information and, more particularly, to a circuit for interfacing ultrasonic signals to a portable computer.
  • the invention also relates to a system for acquiring ultrasonic information. Background Information
  • Portable or laptop computers employing suitable software are capable of performing a variety of sophisticated data analysis functions.
  • computer software cannot process, in real-time, the relatively large quantity of data contained in an entire ultrasonic waveform, such as an ultrasonic test waveform.
  • ultrasonic waveforms include hundreds or thousands of data points which must be sampled at rates of at least about ten million samples per second.
  • portable computers are not capable of operating as real-time data acquisition devices for such waveforms.
  • a portable circuit apparatus including receiver interface means for interfacing a receiver signal from an ultrasonic transducer and producing a received signal therefrom; conversion means for converting the received signal to a plurality of converted signals; memory means for storing the converted signals; control means at least for controlling transfer of the converted signals from the conversion means to the memory means; and memory interface means for interfacing the memory means with a portable computer.
  • an ultrasonic data acquisition system includes ultrasonic transducer means operatively associated with a material under inspection; ultrasonic pulser/receiver means connected to the ultrasonic transducer means for producing an ultrasonic receiver signal; portable computer means; and circuit means interconnected with the portable computer means for interfacing the portable computer means at least with the ultrasonic pulser/receiver means.
  • the circuit means includes receiver interface means for interfacing the ultrasonic receiver signal and producing a received signal therefrom, conversion means for converting the received signal to a plurality of converted signals, memory means for storing the converted signals, control means at least for controlling transfer of the converted signals from the conversion means to the memory means, and memory interface means for interfacing the memory means with the portable computer.
  • Figure 1 is a block diagram of an ultrasonic data acquisition system- including a laptop computer with an interface card in accordance with the invention
  • Figure 2 is a block diagram of the interface card of Figure 1
  • Figure 3 is a block diagram of an ultrasonic data acquisition system in accordance with an alternative embodiment of the invention.
  • FIGS 4A-4D are schematic diagrams of the interface card of Figure 2. DESCRIPTION OF THE PREFERRED EMBODIMENT
  • the term "material under inspection” shall expressly include, but not be limited to any material (e.g. , metal; flat plate; fixed diameter pipe; slightly curved, fixed diameter pipe; piping welds) suitable for inspection by any ultrasonic technique (e.g. , pulse echo, pitch-catch, through transmission modes of operation).
  • any ultrasonic technique e.g. , pulse echo, pitch-catch, through transmission modes of operation.
  • an ultrasonic data acquisition system 2 including a computer 4, such as a "laptop” personal computer (PC), having an interface (I/F) card 6 is illustrated.
  • the interface card 6 has a Type II PC or Personal Computer Memory Card International
  • the size of the exemplary interface card 6 is about 3.37 in. x 2.126 in. x 0.197 in. and the weight of the card 6 is less than about 2 oz., thereby facilitating use of a portable computer 4 in the system 2.
  • the system 2 acquires ultrasonic information for use in inspecting a material under inspection (MUI) 8.
  • a suitable ultrasonic transducer (XDCR) 10 is operatively associated with the material 8.
  • the transducer 10 has a flexible body 11 which conforms to a wide variety of surfaces (e.g. , convex, concave, flat) such as the surface 12 of the material 8.
  • An ultrasonic pulser/receiver 14 is connected to the transducer 10 through a suitable interface 16.
  • the pulser/receiver 14 includes an ultrasonic pulser which provides a trigger pulse, such as a suitable, unipolar, negative voltage spike, to the transducer 10 through the interface 16; and an ultrasonic receiver which produces an ultrasonic receiver signal 18 of suitable bandwidth on line 20 to the interface card 6.
  • the ultrasonic pulser is operatively associated with the transducer 10 to induce oscillations in the material 8.
  • the ultrasonic receiver is also operatively associated with the transducer 10 to produce the receiver signal 18 from the oscillations in the material 8.
  • the interface card 6 is interconnected with the PC 4 through a suitable bus 22.
  • a Type II PC or PCMCIA bus is employed for communication of signals extracted from the receiver signal 18 to random access memory (RAM) 24 and/or disk storage 26 of the PC 4, although the invention is applicable to a wide variety of PC busses.
  • the interface card 6 includes a receiver interface (RI/F) 28 for interfacing the receiver signal 18 and producing a received signal 30 therefrom; a converter 32 for converting the received signal 30 to a plurality of converted signals 34; a memory 36 for storing the converted signals 34; a memory interface (MI/F) 38, such as an output state machine, for interfacing the memory 36 to the bus 22 of the PC 4; and a suitable control circuit 40 having a control state machine 42 for controlling transfer of the converted signals 34 from the converter 32 to the memory 36.
  • RI/F receiver interface
  • MI/F memory interface
  • FIG. 3 an alternative ultrasonic data acquisition system 2' is illustrated.
  • the system 2' is similar to the system 2 of Figure 1 , except that a scanner/transducer 44 including the transducer 10 and a scanner 46 is employed for scanning the surface 12 of the material 8.
  • the scanner 46 has a linkage 48 mechanically coupled to the transducer 10.
  • the scanner 46 includes a position output circuit which outputs position pulses 50 on line 52 to the interface card 6.
  • the position pulses 50 correspond to a dimension of the surface 12, such as one of the coordinates of a rectangular (e.g. , X axis, Y axis) or a cylindrical (e.g.
  • ⁇ angle, p radius coordinate system although the invention is applicable to fixed transducers, transducers which are manually moved in one or more axes, automatic scanners for movement in one or more axes, and scanners which provide encoder pulses in one or more axes.
  • the exemplary scanner 46 outputs the position pulses
  • each of the pulses 50 may correspond to a predefined distance on the surface 12 of the material 8.
  • the scanner 46 may scan in the X direction, increment in the orthogonal Y direction, and generate position pulses 50 proportional to the position of the transducer 10 with respect to the X direction of the surface 12.
  • the receiver interface 28 suitably buffers and filters the ultrasonic receiver signal 18 which is a time-variable, analog waveform having a plurality of frequency components.
  • the converter 32 is preferably an analog-to-digital (A/D) converter which converts the time-variable, analog received signal 30 to a plurality of digital signals 34 with a resolution of at least about eight bits, although the invention is applicable to A/D converters having a wide resolution range (e.g. , less than 8 to 16 or more bits).
  • the A/D converter 32 periodically converts the time-variable, analog received signal 30 to a plurality of digital signals 34.
  • the number of digital samples converted from the analog received signal 30 is determined by a number of samples register (N) 54 which is loaded by the PC 4 through the bus 22 of Figure 1.
  • N samples register
  • the number of samples ranges from 16 to 4080 in units of 16 (e.g. , 512 samples), although the invention is applicable to a wide range of samples per analog waveform.
  • the conversion rate or digitization rate at which the digital samples are converted from the analog received signal 30 is determined by a sampling rate register (S) 56 which is also loaded through the bus 22.
  • the sampling rate includes 40, 20, 10, 5, 2.5, 1.25, 0.625 or 0.3125 MHz, although the invention is applicable to a wide range of rates (e.g. , 100 MHz, 200 MHz) for sampling the analog waveform.
  • rates e.g. , 100 MHz, 200 MHz
  • the duration of the waveform is about 0.4 ms.
  • the duration of the waveform may range from about 0.4 ⁇ s to about 13 ms, although the invention is applicable to a wide range of ultrasonic receiver waveforms having a variety of durations.
  • the interface card 6 facilitates the digitization and storage of the entire ultrasonic waveform, in real-time, for the PC 4.
  • the memory 36 is a 4K byte, first-in, first-out (FIFO) memory for storing the digital signals 34 and interfacing the memory interface 38, although the invention is applicable to a wide range of memory sizes and types (e.g. , random access memory, static memory, dynamic memory) for storing digital signals at least for substantially the entire duration of the waveform.
  • Interfaces 62,64 of the control state machine 42 control the transfer ' of the digital signals 34 from the A/D 32 to the FIFO memory 36. These interfaces 62,64 cooperate with the register (S) 56 and the control state machine 42 to control the conversion rate and, hence, the corresponding storage rate of the digital signals 34.
  • the memory interface 38 controls transfer of the digital signals 34 stored in the memory 36 from such memory to the bus 22 of the PC 4 of Figure 1.
  • the receiver interface 28 preferably interfaces with the ultrasonic receiver signal 18 which may either be a unipolar analog signal (e.g. , 0.0 to +2.0 V) or a bipolar analog signal (e.g. , -1.0 to + 1.0 V).
  • the unipolar/bipolar nature of the receiver signal 18 is selectably interfaced by the receiver interface 28.
  • a digital-to-analog (D/A) converter interface (D/A I/F) 58 of the control circuit 40 provides a digital DC offset value 59 to a D/A converter 60 for producing an analog DC offset signal 1 12 from the digital DC offset value 59.
  • the D/A converter interface 58 is controlled by the PC 4 through the bus 22 of Figure 1 to load the digital DC offset value 59.
  • the DC offset value 59 ranges from 0 to 2047, which corresponds to 0.0 to 2.047 V in 1 mV steps, although the invention is applicable to a wide range of offset values and corresponding offset signals.
  • an input trigger signal 66 on line 68 is input by an input trigger divider 70 having a trigger scaling register (T) 72 which is loaded by the PC 4 through the bus 22 of Figure 1.
  • T trigger scaling register
  • the trigger scaling value ranges from 1 to 255, although the invention is applicable to a wide range of trigger scaling values.
  • the trigger scaling value is preferably set to one and a software input trigger signal is controlled by the PC 4 through the bus 22 according to Table I below.
  • the PC 4 employs the software input trigger signal to control the start of the plural conversions by the A/D 32 and the storage of the converted waveform in the FIFO memory 36.
  • an internal trigger which is triggered under software control through the PC bus 22, is employed and the external position pulses 50 of the scanner 46 of Figure 3 are not used.
  • the trigger scaling value is loaded with an appropriate value by the PC 4 through the bus 22 and the position pulses 50 on line 52 are identical to those on line 68, although the invention is applicable to other external trigger sources.
  • the input trigger divider 70 is preset with the trigger scaling value of register (T) 72 for values of two or greater. On the other hand, the input trigger divider 70 is bypassed for trigger scaling values of one.
  • the divider 70 is counted down with the position pulses 50. When the count reaches zero, the output 78 is active. For this external trigger, position pulses 50 which are at least three sample periods in length are employed.
  • the input trigger divider 70 cooperates with the control state machine 42, which outputs the output trigger 74, by counting a count of the position pulses 50 output by the scanner 46 and, then, outputting the output 78 after the count equals the trigger scaling value.
  • the input trigger divider 70 divides the scanner position pulses 50 to provide proper scaling for the output trigger 74 on line 76 to the pulser/receiver 14.
  • the ultrasonic pulser of the pulser/receiver 14 produces the trigger pulse to the transducer 10 through the interface 16.
  • the input trigger divider 70 facilitates output triggers 74 which correspond to another predefined distance on the surface 12 (e.g. , one of the output triggers 74 per unit distance, such as a distance corresponding to ten of the position pulses 50).
  • the spatial sampling rate of the transducer 10 is insensitive to variations in the speed of the scanner 46 and, hence, provides a constant number of samples per unit distance scanned.
  • the output 78 of the input trigger divider 70 is also input by a trigger delay counter 80.
  • the counter 80 is preset by a conversion delay register (D) 82 which is loaded by the PC 4 through the bus 22.
  • the conversion delay value ranges from 0 to 4095 sample periods, although the invention is applicable to a wide range of conversion delay values.
  • the register (D) 82 provides a software controlled system delay of the signal 84 to the control state machine 42.
  • control signal 63 on interface 62 to the A/D 32 and the control signal 65 on interface 64 to the memory 36 are delayed by the number of sample periods, thereby delaying the conversion of the received analog signal 30 to the first of the converted digital signals 34 and permitting waveform recording in the memory 36 to begin at the desired time of flight of the oscillations into the material 8.
  • This accommodates a wide range of delays in the pulser of the pulser/receiver 14 as well as a wide range of inspection depths within the material 8.
  • the output of a suitable oscillator or clock 86 is input on line 87 by a clock and timing circuit 88 of the control circuit 40 to control the timing thereof.
  • the control state machine 42 also synchronizes internal timing signals with the clock 86 in order to, for example, prevent jitter in the digital converted data 34 stored in the memory 36.
  • the output 78 of the input trigger divider 70 is input by the control state machine 42 and is synchronized with the clock signal 63 and the signal 84 output by the trigger delay counter 80.
  • the output trigger 74 is active for the number of samples defined by register (N) 54 plus the number of samples defined by register (D) 82.
  • a start/stop signal 90 on line 92 is employed by the control state machine 42 to start, if active, or stop, if inactive, the conversion of the received analog signal 30 and the corresponding waveform recording in the memory 36.
  • the signal 90 is inactive in order that spurious or unwanted data is not recorded, thereby conserving locations of the memory 36 for the actual waveform to be recorded.
  • the line 20 is connected to an I/O connector 95 which also includes the lines 68, 76 and 92 for the input trigger 66, output trigger 74 and start/stop 90 signals, respectively.
  • the output 98 of the operational amplifier 98 is filtered by a low-pass filter 100.
  • the filter 100 passes the received signal (AIN) 30 to the A/D converter 32 without frequencies of the signal 98 above about one-half of the conversion rate defined by the register (S) 56 of Figure 2.
  • the filter 100 is a low-pass, anti ⁇ aliasing filter, such as a 20 MHz single pole RC filter.
  • DAC-LD serial data input line
  • DAC-CLK clock line
  • DAC-CLR clear line
  • the D/A 60 produces the analog DC offset signal (OFFSET) 112 from the digital DC offset value 59 of Figure 2.
  • the signal 1 12 is input on line 114 by the buffer/offset amplifier 94 for summing with the ultrasonic receiver signal (VIN) 18 on line 20.
  • a suitable positive offset voltage on line 1 14 produces a unipolar received signal 30 from a bipolar receiver signal 18 and the offset signal 112.
  • a zero offset voltage on line 114 produces a unipolar received signal 30 from a unipolar receiver signal 18 and the offset signal 112.
  • the D/A interface 58 (shown in Figure 2) of the circuit 40 also controls another serial D/A converter 1 18, like converter 60, with chip select line
  • the D/A converter interface 58 is controlled by the PC 4 through the bus 22 of Figure 1 to define a DC reference value.
  • the DC reference value ranges from 0 to 2047, which corresponds to 0.0 to 2.047 V in 1 mV steps, although the invention is applicable to a wide range of reference values and corresponding reference signals.
  • the D/A 1 18, in turn, produces the analog DC reference signal (VREF) 122 for input by the A/D converter 32 which, in the exemplary embodiment, is model SPT7860 marketed by Signal Processing Technologies.
  • a suitable filtering and decoupling network 124 inputs digital +5V power (VCC) 126 and ground (GND) 128 from the bus 22 and respectively outputs analog +5V power (AVCC)
  • A/D converter 32 analog ground 130 and analog ground (AGND) 132 for input by the A/D converter 32.
  • A/D conversions by the converter 32 are controlled by clock signal 63 from the circuit 40.
  • the exemplary 8- bit digital value 34 is output for input by the FIFO memory 36, which in the exemplary embodiment is model IDT72241 marketed by Integrated Device
  • Storage of the digital signals 34 in the memory 36 is controlled by write enable signal (WEN/) 65 and clock signal 63 whenever the FIFO full signal (FF/) 134 is inactive.
  • the storage rate and the number of samples stored are defined by the registers 56 and 54, respectively, of Figure 2.
  • Retrieval of the stored digital signals 34 from the memory 36 on data lines 136 is controlled by read enable signal (REN/) 138, read signal (READ/) 139 and read clock signal (RCLK) 140 until the FIFO empty signal (EF/) 142 is active.
  • the memory interface 38 of Figure 2 provides the interface between the PC bus 22 and the FIFO memory 36 and registers 54,56,72,82.
  • the interface 38 includes 16 data lines (D0-D15) 144, nine address lines (A0-A8) 146, and seven control signals 148.
  • the control signals 148 include chip enable signal (CEI/) 150, chip enable signal (CE2/) 152, write signal (IOWR/) 154, read signal (IORD/) 156, write enable signal (WE/) 158, register signal (REG/) 160 and output enable signal (OE ) 162 of the exemplary Type II PC bus 22. Data is read and written through the PC bus 22 according to Table I.
  • FIFO data lines 136 8 READ AH delay-Is (D) 82 8-ls WRITE CH delay- s (D) 82 4-ms WRITE DH card status 8 READ EH disarm 0 WRITE EH software trigger 0 WRITE FH
  • the interface card 6 is armed for data acquisition upon writing to the number of samples register (N) 54 and is disarmed upon writing to the disarm register at offset address EH.
  • Bits 0, 1 ,2,4,5,7 of the card mode register at offset address 4H control the respective signals 108, 104, 106, 102, 120, 1 10.
  • the delay value is loaded with the eight least significant (Is) bits at offset address CH and the four most significant (ms) bits at offset address DH.
  • bit 2 of the card control register at offset address 2H defines a continuous data acquisition mode.
  • the control state machine 42 outputs a plurality of triggers 74 on line 76 to the pulser/receiver 14 in order to produce a corresponding plurality of ultrasonic receiver signals 18.
  • a first trigger 74 A may correspond to a first ultrasonic receiver signal 18A and, at a later time, a second trigger 74B may . correspond to a second ultrasonic receiver signal 18B.
  • the memory 36 stores the converted digital signals 34 corresponding to the first ultrasonic signal 18 A.
  • the PC 4 inputs the converted digital signals in the memory 36 corresponding to the first ultrasonic signal 18A through the memory interface 38. Then, after the second trigger 74B, the PC 4 inputs the converted digital signals in the memory 36 corresponding to the second ultrasonic signal 18B through the memory interface 38. In this manner, the converted ultrasonic receiver signals 18A, 18B are input by the PC 4.
  • the triggers 74A.74B are output as a function of the number of the position pulses 50 output by the scanner 46.
  • the PC 4 inputs the converted signals stored in the memory 36 from such memory at a rate (e.g. , about 1 MHz) which is typically much slower than the sampling rate (e.g. , 40 MHz) defined by register (S) 56, the converted digital signals 34 from the plural ultrasonic receiver signals 18A, 18B are acquired by the interface card 6 in real-time and are continuously transferred to the PC 4.
  • the exemplary portable PC 4 may be readily moved from one ultrasonic testing application to another such application or to an entirely different application. Such mobility is highly advantageous whenever various ultrasonic testing applications are geographically distributed over a relatively large number of disparate locations.
  • the various materials under ultrasonic inspection may include a variety of metal objects, such as a relatively large number of pipe welds distributed throughout a nuclear power plant.
  • the exemplary systems 2,2' facilitate ultrasonic data acquisition, testing and analysis of a variety of materials in which the entire ultrasonic waveform is acquired in real-time independent of the speed of the PC's software program and independent of the bandwidth of the PC's I/O bus.
  • the exemplary interface card 6 facilitates the acquisition of a larger number of the digital samples 34 at a faster, more consistent digitization rate than for acquisition of digital samples solely with a PC's software through such PC's I/O " bus.
  • the interface card 6, furthermore, reduces the size, weight and power requirements of known ultrasonic waveform acquisition systems.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)

Abstract

Une plaquette à circuits imprimés (6) ayant un facteur de forme de type II pour ordinateurs personnels comprend une interface de réception, pour recevoir un signal (18) d'un transducteur ultrasonique (10) et produire un signal à partir de ceux-ci; un convertisseur analogique-numérique (32) pour convertir le signal reçu en une pluralité de signaux numériques; une mémoire FIFO (36) pour enregistrer les signaux numériques; un circuit de commande (40), pour réguler au moins le transfert des signaux numériques du convertisseur analogique/numérique (32) vers la mémoire FIFO; et un circuit d'interface de mémoire (38) constituant l'interface entre la mémoire FIFO (36) et un ordinateur portable (4).
PCT/US1996/016262 1995-10-12 1996-10-11 Systeme d'acquisition des donnees ultrasonique avec ordinateur portatif WO1997014021A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU74376/96A AU7437696A (en) 1995-10-12 1996-10-11 Portable computer ultrasonic data acquisition system

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US539195P 1995-10-12 1995-10-12
US60/005,391 1995-10-12
US69284496A 1996-08-02 1996-08-02
US08/692,844 1996-08-02

Publications (1)

Publication Number Publication Date
WO1997014021A1 true WO1997014021A1 (fr) 1997-04-17

Family

ID=26674297

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/016262 WO1997014021A1 (fr) 1995-10-12 1996-10-11 Systeme d'acquisition des donnees ultrasonique avec ordinateur portatif

Country Status (2)

Country Link
AU (1) AU7437696A (fr)
WO (1) WO1997014021A1 (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998001728A1 (fr) * 1996-07-05 1998-01-15 Siemens Aktiengesellschaft Dispositif d'acquisition de signaux analogiques de mesure servant a realiser le diagnostic acoustique de pieces a examiner
ES2127149A1 (es) * 1997-07-28 1999-04-01 Consejo Superior Investigacion Procesador digital remoto de señales ultrasonicas.
GB2355795A (en) * 1998-05-04 2001-05-02 Csi Technology Inc Route based ultrasonic monitoring system
DE19727114C2 (de) * 1997-06-26 2002-08-08 Busch Dieter & Co Prueftech Verfahren zur Ermittlung und Darstellung von Spektren für Schwingungssignale
DE10006313B4 (de) * 2000-02-12 2008-04-10 Sennheiser Electronic Gmbh & Co. Kg Anlagenüberwachungssystem

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0088627A2 (fr) * 1982-03-09 1983-09-14 Tecalemit Electronics Limited Dispositif de contrôle des vibrations
US4683542A (en) * 1983-07-15 1987-07-28 Mitsubishi Denki Kabushiki Kaisha Vibration monitoring apparatus
EP0596342A1 (fr) * 1992-11-02 1994-05-11 Asulab S.A. Appareil de mesure par ultrasons minimisant le nombre de valeurs numériques traitées par les moyens de traitement

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0088627A2 (fr) * 1982-03-09 1983-09-14 Tecalemit Electronics Limited Dispositif de contrôle des vibrations
US4683542A (en) * 1983-07-15 1987-07-28 Mitsubishi Denki Kabushiki Kaisha Vibration monitoring apparatus
EP0596342A1 (fr) * 1992-11-02 1994-05-11 Asulab S.A. Appareil de mesure par ultrasons minimisant le nombre de valeurs numériques traitées par les moyens de traitement

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998001728A1 (fr) * 1996-07-05 1998-01-15 Siemens Aktiengesellschaft Dispositif d'acquisition de signaux analogiques de mesure servant a realiser le diagnostic acoustique de pieces a examiner
US6347285B1 (en) 1996-07-05 2002-02-12 Siemens A.G. Device for collecting analogue measurement signals for the acoustic diagnosis of test pieces
DE19727114C2 (de) * 1997-06-26 2002-08-08 Busch Dieter & Co Prueftech Verfahren zur Ermittlung und Darstellung von Spektren für Schwingungssignale
ES2127149A1 (es) * 1997-07-28 1999-04-01 Consejo Superior Investigacion Procesador digital remoto de señales ultrasonicas.
GB2355795A (en) * 1998-05-04 2001-05-02 Csi Technology Inc Route based ultrasonic monitoring system
GB2355795B (en) * 1998-05-04 2002-10-30 Csi Technology Inc Route based ultrasonic monitoring system
DE10006313B4 (de) * 2000-02-12 2008-04-10 Sennheiser Electronic Gmbh & Co. Kg Anlagenüberwachungssystem

Also Published As

Publication number Publication date
AU7437696A (en) 1997-04-30

Similar Documents

Publication Publication Date Title
US5199008A (en) Device for digitally measuring intervals of time
CA1273409A (fr) Systeme de filtrage pour radars
GB2086044A (en) Ultrasonic particulate identification
US4050062A (en) System for digitizing and interfacing analog data for a digital computer
WO1997014021A1 (fr) Systeme d'acquisition des donnees ultrasonique avec ordinateur portatif
CA1131757A (fr) Convertisseur de balayage
CN1625679A (zh) 用于直接数字化微波信号的方法和装置
Camacho et al. A strict-time distributed architecture for digital beamforming of ultrasound signals
Hayward et al. A digital hardware correlation system for fast ultrasonic data acquisition in peak power limited applications
Kurumbalapitiya Data Acquisition
EP0225704A2 (fr) Méthode et appareil pour faire l'analyse de la forme d'une onde
JP2546010B2 (ja) レーダビデオ圧縮装置
CN109283260A (zh) 一种超声相控阵井壁成像系统的采集、处理与控制电路
Yeo et al. Development of a SAR digital system
RU2218596C2 (ru) Устройство сбора данных
JP2595280B2 (ja) 画像処理装置
SU1711194A1 (ru) Устройство дл вычислени амплитудных гистограмм телевизионных изображений
Cavatorta et al. A fast microprocessor controlled data acquisition system for high resolution Mössbauer spectroscopy
GB2129238A (en) Snapshot recorder
JPH0865165A (ja) Ａｄ変換器
Last et al. Analog storage register for fast transient recording
Kay et al. A computer interface for digitizing ultrasonic information
de Moustier et al. A fully transportable Sea Beam complex acoustic data acquisition system
Gurko et al. A 128-channel simultaneously sampling data acquisition system for the diagnostic complex of experimental plasma facilities
SU940259A1 (ru) Устройство дл обработки электронно-микроскопической информации

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR CA CN JP KR MX NZ AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 97515209

Format of ref document f/p: F

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA