WO1996009709A3 - Method and arrangement for eliminating the influence of high-capacitance nodes - Google Patents

Method and arrangement for eliminating the influence of high-capacitance nodes Download PDF

Info

Publication number
WO1996009709A3
WO1996009709A3 PCT/SE1995/001054 SE9501054W WO9609709A3 WO 1996009709 A3 WO1996009709 A3 WO 1996009709A3 SE 9501054 W SE9501054 W SE 9501054W WO 9609709 A3 WO9609709 A3 WO 9609709A3
Authority
WO
WIPO (PCT)
Prior art keywords
influence
arrangement
eliminating
node
digital signal
Prior art date
Application number
PCT/SE1995/001054
Other languages
French (fr)
Other versions
WO1996009709A2 (en
Inventor
Nianxiong Tan
Original Assignee
Forskarpatent I Linkoeping Ab
Nianxiong Tan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Forskarpatent I Linkoeping Ab, Nianxiong Tan filed Critical Forskarpatent I Linkoeping Ab
Priority to AU35814/95A priority Critical patent/AU3581495A/en
Publication of WO1996009709A2 publication Critical patent/WO1996009709A2/en
Publication of WO1996009709A3 publication Critical patent/WO1996009709A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0292—Arrangements specific to the receiver end
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Analogue/Digital Conversion (AREA)
  • Logic Circuits (AREA)

Abstract

The invention relates to a method and an arrangement for avoiding the influence of a high-capacitance node on digital signal transfer in relation to a VLSI-circuit chip, for instance a CMOS-chip. A digital signal having voltage swing is converted to a digital signal having current swing and stabilized potential at the input of said node. The current swing signal is converted back to a voltage swing signal at the output of the node.
PCT/SE1995/001054 1994-09-21 1995-09-19 Method and arrangement for eliminating the influence of high-capacitance nodes WO1996009709A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU35814/95A AU3581495A (en) 1994-09-21 1995-09-19 Method and arrangement for eliminating the influence of high-capacitance nodes

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9403172-1 1994-09-21
SE9403172A SE9403172L (en) 1994-09-21 1994-09-21 Method and apparatus for eliminating the influence of high capacitance nodes

Publications (2)

Publication Number Publication Date
WO1996009709A2 WO1996009709A2 (en) 1996-03-28
WO1996009709A3 true WO1996009709A3 (en) 1996-06-06

Family

ID=20395322

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1995/001054 WO1996009709A2 (en) 1994-09-21 1995-09-19 Method and arrangement for eliminating the influence of high-capacitance nodes

Country Status (3)

Country Link
AU (1) AU3581495A (en)
SE (1) SE9403172L (en)
WO (1) WO1996009709A2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4941153A (en) * 1987-08-25 1990-07-10 Hughes Aircraft Company High-speed digital data communication system
WO1993021572A1 (en) * 1992-04-22 1993-10-28 Rambus, Inc. Electrical current source circuitry for a bus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4941153A (en) * 1987-08-25 1990-07-10 Hughes Aircraft Company High-speed digital data communication system
WO1993021572A1 (en) * 1992-04-22 1993-10-28 Rambus, Inc. Electrical current source circuitry for a bus

Also Published As

Publication number Publication date
SE9403172L (en) 1996-03-22
WO1996009709A2 (en) 1996-03-28
AU3581495A (en) 1996-04-09
SE9403172D0 (en) 1994-09-21

Similar Documents

Publication Publication Date Title
TW342496B (en) Method and apparatus for galvanically isolating two integrated circuits from each other
EP0318018A3 (en) Level shift circuit for converting a signal in an ecl level into a signal in a CMOS logic level
TW278152B (en) A design method of clock generating circuit and pll circuit and semi-conductor device combined with clock generating circuit
EP1006648A3 (en) Active compensating capacitive multiplier
TW344173B (en) Voltage-to-current converter
CA2301886A1 (en) Reducing sparseness in coded speech signals
TW333699B (en) The output driver for mixed supply voltage system
KR900013727A (en) Digital / Analog Converter
JPH0434239B2 (en)
EP0829963A3 (en) Clocking scheme
EP0889234A3 (en) Input buffer circuit with differential input thresholds operable with high common mode input voltages
TW342558B (en) Low power oscillator
WO1996009709A3 (en) Method and arrangement for eliminating the influence of high-capacitance nodes
EP0771074A3 (en) Dynamic CMOS circuits
AU581127B2 (en) Charge-coupled semiconductor device with dynamic control
ATE176106T1 (en) MONOLITHIC MOS SWITCHED CAPACITOR CIRCUIT WITH ON-CHIP OSCILLATOR
EP0397335A3 (en) Complementary metal-oxide semiconductor translator
EP0439203A3 (en) Variable delay circuit
TW371344B (en) Circuit for generating internal column address suitable for burst mode
JPH0224279Y2 (en)
TW341010B (en) D/C converter
WO2001065673A3 (en) A circuit for providing a regulated output voltage
JPH0170436U (en)
JPS6316727U (en)
JPH0170164U (en)

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AM AT AU BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU JP KE KG KP KR KZ LK LR LT LU LV MD MG MN MW MX NO NZ PL PT RO RU SD SE SI SK TJ TT UA US UZ VN

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): KE MW SD SZ UG AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

AK Designated states

Kind code of ref document: A3

Designated state(s): AM AT AU BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU JP KE KG KP KR KZ LK LR LT LU LV MD MG MN MW MX NO NZ PL PT RO RU SD SE SI SK TJ TT UA US UZ VN

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): KE MW SD SZ UG AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref country code: US

Ref document number: 1997 809759

Date of ref document: 19970618

Kind code of ref document: A

Format of ref document f/p: F

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA