WO1995010900A1 - A signal receiving and a signal transmitting unit - Google Patents

A signal receiving and a signal transmitting unit Download PDF

Info

Publication number
WO1995010900A1
WO1995010900A1 PCT/SE1994/000909 SE9400909W WO9510900A1 WO 1995010900 A1 WO1995010900 A1 WO 1995010900A1 SE 9400909 W SE9400909 W SE 9400909W WO 9510900 A1 WO9510900 A1 WO 9510900A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
transmission rate
unit according
signals
outputs
Prior art date
Application number
PCT/SE1994/000909
Other languages
French (fr)
Inventor
Karl Sven Magnus Buhrgard
Johan Uno Tingsborg
Mats Lars Birger Lindblom
Hao Jiang
Original Assignee
Telefonaktiebolaget Lm Ericsson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget Lm Ericsson filed Critical Telefonaktiebolaget Lm Ericsson
Priority to KR1019960701876A priority Critical patent/KR100299013B1/en
Priority to EP94930377A priority patent/EP0723723B1/en
Priority to BR9407801A priority patent/BR9407801A/en
Priority to JP07511660A priority patent/JP3097921B2/en
Priority to CA002173949A priority patent/CA2173949C/en
Priority to DE69433707T priority patent/DE69433707D1/en
Priority to AU79515/94A priority patent/AU680695B2/en
Publication of WO1995010900A1 publication Critical patent/WO1995010900A1/en
Priority to NO961412A priority patent/NO961412L/en
Priority to FI961592A priority patent/FI961592A0/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/22—Time-division multiplex systems in which the sources have different rates or codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/04—Distributors combined with modulators or demodulators
    • H04J3/047—Distributors with transistors or integrated circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/24—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially
    • H04J3/247—ATM or packet multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling

Definitions

  • a signalling pattern is also known in which a number of available lines are adapted to the number of bit positions in a word within a data packet, such as an ATM cell, and the signal on each of these lines is permitted to carry the content of respective bit positions simultaneously, wherein a number of instantaneous bit positions occurring on these lines together represent the signal information of a data word.
  • the present invention can be applied advantageously in a system described in Ericsson Review No. 1, 1993, in the articles "The ATM Switch Concept and The ATM Pipe Switch” by Mikael Larsson, et al , and "The Telecom Evolution in the Broadband Era” by Peter Staxen, et al. DISCLOSURE OF THE INVENTION
  • a technical problem is one of realizing that the use of such a unit having a plurality of available signal receiving inputs where each input is adapted to receive information-carrying signals, such as data packets, at a transmission rate which differs from the transmission rates of other inputs within a telecommunications system which has different requirements on transmission rates requires each input to be connectable to an output for transmitting informa ⁇ tion-carrying signals, such as data packets, chosen from several available outlets, where each outlet is adapted to a transmission rate which differs from the transmission rates of remaining outlets.
  • a technical problem resides in realizing that a signal receiving and a signal transmitting unit which has successfully solved one or more of the afore- said technical problems finds particularly suitable applica ⁇ tion when a received information-carrying signal and a transmitted information-carrying signal are comprised of packets of data where each packet includes at least an addressable part and an information-carrying part and can therefore be included advantageously in an ATM system.
  • Another technical problem is one of realizing the simplifica ⁇ tions that can be expected when the frequency and/or rate of the clock pulse is chosen at a specific value below the values that exist when receiving and transmitting a data cell on the inputs and outputs of the unit respectively.
  • the received information-carrying signals and transmitted informa ⁇ tion-carrying signals have the form of data packets or data cells, such as data packets or data cells whose signal content is adapted to an ATM system, wherein each packet includes at least an addressable part and an information-carrying part.
  • available inputs and avail ⁇ able outputs within the unit are "three" in number and are structured for three different transmission rates.
  • the relevant conversion of the data signals will preferably be effected in a first stage in a series-parallel conversion, wherein the signals are stored in a memory and can be deliv ⁇ ered from the memory to a parallel-series converter having a clock pulse converter for transmission, through the medium of an array of buffer circuits.
  • the requisite memory and buffer circuits can be used for signal transmission in each of two directions.
  • data cells that are received and that occur on a number of lines are converted to an internal parallel format adapted to the unit, which, in turn, is selected commonly for all available inputs and all avail ⁇ able outputs, wherein in the case of requisite signal process ⁇ ing through the internal parallel format, the internal clock pulse rate is chosen at a lower value than the clock pulse rate and transmission rate of signals occurring on the inputs and/or the outputs.
  • One and the same synchronizing logic such as memories, buffer circuits, control logic, will preferably be used when connect- ing one of several available inputs to one of several avail ⁇ able outputs.
  • Each of these inputs can be connected to one of the dig ' ital- signal transmitting outputs. This enables one and the same unit, an integrated circuit, and particularly an ASIC circuit, to be used in different telecommunications equipment.
  • a conversion mode desired for a particular application and having a selected conversion index can be chosen by activating one or more control conductors.
  • a selected control conductor and/or selected signal information initiates selection of the conversion mode.
  • Figure 1 illustrates the principle construction of a tele ⁇ communications system which utilizes ATM technol ⁇ ogy
  • Figure 2 illustrates schematically serially occurring data packets or data cells used in the ATM system ac ⁇ cording to Figure 1;
  • Figure 3 illustrates schematically the physical orientation of circuit boards for the two coupling planes of the coupling core, and circuit boards for the connecting devices disposed in a magazine;
  • Figure 5 illustrates the principle coupling required between two redundant coupling or connection planes each allocated a respective magazine, and four magazines for circuit boards applicable to the connecting devices;
  • Figure 6 is intended to illustrate an optical connection, available from a plurality of optical connections, between a switch coupling plane and a magazine intended for circuit boards representative of connecting devices;
  • Figure 8 is a block schematic illustrating a Bi-CMOS inte ⁇ grated circuit for certain parts of the unit, including five multiplexing/demultiplexing blocks among other things;
  • the exchange of information between the apparatus 1 and 2 is achieved with the aid of data packets or data cells (20) with data words structured in accordance with an ATM system.
  • the transmitter 3 coacts over a line or connection 4 with a line-related receiving unit 5 which is connected via a line or connection 6 to an input circuit 7 and which coacts, through a line or connection 8, with a number of coupling ports 9 belonging to an ATM switch 10 provided with two redundant coupling planes or coupling cores 11, 12, and which coacts with the signal receiving unit 3a through the medium of circuits (not shown) corresponding to the circuits 9, 7 and 5.
  • Each of the lines 4, 6, 8 may consist of one or a number of physical conductors.
  • FIG. 2 illustrates one such packet 20 which may have a five-byte (8- bit words) address information section 21 (Header) and a forty-eight-byte (8-bit words) information-carrying section 22 (Payload).
  • the data cell 20 may also include other informa- tion .
  • serial signal transmission of data cells is referred to as "series transmission” in the following description.
  • FIG. 3 illustrates the principle, physical construction of circuit boards placed in a magazine 30 which serves a switch unit 10 or ATM switch of relatively low capacity.
  • a respective board 31 and 32 Located at the sides or extremities of the magazine is a respective board 31 and 32, both of which are identical to one another and are provided with conductors and components corre ⁇ sponding to the switch planes or selector planes 11 and 12. Located between these end boards 31 and 32 are a number of boards which are adapted to form connecting devices, of which six such boards are shown and of which two have been refer ⁇ enced 33 and 34 in Figure 3.
  • the device boards 33, 34 are constructed to include circuit structures pertinent to the input circuit 7 and the coupling port 9. Conductors and buses are connected to respective boards 33, 34 and 31, 32 by means of pin connectors. The pin connectors of respective boards coact with circuitry (not shown) mounted in a frame 35 or a backplane.
  • a contemplated increase in the capacity of the switch is illustrated by choosing two magazines 40, 40a where all boards disposed in the magazine 40 can be considered to represent the switch plane 11, while all boards disposed in the magazine 40a can be considered to represent the switch plane 12.
  • each magazine 41, 42, 43, 44 coacts with the two switch planes 40, 40a through a connection. It will be evident that such a construction will require compre- hensive signal transmission at a high transmission rate.
  • the magazine 41 includes a number of integrated circuits on which there is mounted a number of signal multiplexing/demul ⁇ tiplexing blocks, of which one is referenced 61 and which are connected to a transmitter 62 which is adapted to transmit light pulses on the optical link or conductor 50 in response to output signals from the block or the device 61.
  • the light pulses on the line or conductor 50 are received by a receiver 63 which is adapted to receive the light pulses and to convert said light pulses to electric signals or electric pulses.
  • the present invention also includes a particular design of one such block 61 or 64.
  • the block 61 and the block 64 are mutually identical and consequently the following description will be limited to solely the block 61, with transmission of the data signal at a higher transmission rate than the rate of the received data signals.
  • Figure 7 illustrates the principle construction of a multi ⁇ plexing/demultiplexing block 61 or unit according to the present invention.
  • synchronizing signals are delivered to the block 61 on a conductor 70a, while clock pulses arrive on a conductor 70b, the effect of these clock pulses being well known to the person skilled in this art and will not therefore be described here.
  • the block 61 is constructed to include three different inputs, referenced 70c, 70d and 70e, and three different outputs, referenced 70c', 70d' and 70e'.
  • Each of the inputs is adapted for receiving infor ation- carrying digital signals in data cells having mutually different transmission rates.
  • Each of the outputs is adapted for transmitting information- carrying digital signals in data cells at different transmis- ⁇ ion rates.
  • the input 70c and the output 70c' are both adapted for a transmission rate of 155 Mb/s.
  • the input 70d and the output 70d' are both adapted for a transmission rate of 622 Mb/s, wherein they are each comprised of four conductors and the data packets occur on each of said conductors serially and together form a series transmission through grouped links.
  • the input 70e and the output 70e' are both adapted for a transmission rate of 2.5 Gb/s and are comprised of one single conductor adapted for transmitting data packets or data cells serially in sequence.
  • the choice of a specific input and a specific output, the so-called conversion mode, is effected in accordance with signals that occur on one or more control conductors 71, wherein a selected control conductor and/or signal-carried information initiates a circuit 72 which selects the relevant conversion mode through the medium of a control block 93 with a selected conversion index adapted for a specific application.
  • Figure 8 is a block schematic which illustrates the multiplex ⁇ ing/demultiplexing block 61 of Figure 7 in more detail.
  • the input 70c includes four input conductors for the sub-block 81, four input conductors for the sub-block 81a, and so on, making a total of sixteen conductors.
  • Each of the sub-blocks 81, 31a, 81b and 81c has a respective output conductor, such as the conductor 83 for the sub-block 81.
  • All four output conductors 83, 83a, 83b and 83c form input conductors to a fifth sub-block 84 which, in principle, is of the same construction as the sub-block 81.
  • the sub-block 84 includes four input conductors 70d, four output conductors 70d' and an output conductor 70e'.
  • the block 61 is adapted for a multiplexing and a demultiplexing function, wherein in the case of the multiplexing function data signals occurring on the input 70c have a rate of 155 Mb/s, while data signals occurring on the outputs 83, 83a, 83b and 83c have a rate of 622 Mb/s.
  • Signals occurring on the output 70e' of the sub-block 84 have a rate of 2.5 Gb/s.
  • the signal flow travels in the opposite direction in the case of a demultiplexing function.
  • Figure 9 is a block schematic which i .ustrates the sub-block 81 in more detail.
  • the input conductors 70c are repr sented in the Figure 9 illustration by the four incoming c inductors 82a ... 82d.
  • Each of the conductors 82a ... 82d is adapted for a maximum transmission rate of 155 Mb/s for data packets in the form of ATM cells used in this case.
  • the circuit 95 is able to transmit data-containing output signals at a frequency of 622 Mhz on the conductor 83, with the aid of a series-parallel converter 91 and a memory 94 among other things.
  • each of the inputs 70c, 70d and 70e and each of the outputs 70c', 70d' and 70e' can be coupled selectively so as to obtain a desired rate conversion, and that a relevant conversion mode is activated by an activating signal arriving on one or more of the conductors 71 ( Figure 8).
  • each of the input conductors 82a ... 82d of the sub-block 81 is connected to a series-parallel converter 91.
  • the digital signals arriving on the conductors 82a ... 82d thus converted by a four-channel series-parallel converter to 20-bit parallel transmission, wherein the signals are delivered on a conductor or line 99 to a control logic 93 where they are processed at an internal rate.
  • Requisite synchronization is effected through a synchronizing unit 98.
  • Data signals converted to a parallel format are delivered to a control block or control logic 93 and from there to a memory 94, a RAM memory.
  • Information stored in the RAM memory is delivered therefrom, or from a ROM memory, through control logic 93 to a buffer circuit 95, which in turn delivers the information to a single-channel parallel-series converter and clock pulse converter 96.
  • SUBSTITUTESHE parallel format are delivered to the control block 93, stored in the memory 94 and then delivered in parallel format to the buffer circuit 95, whereafter they are transmitted to a parallel-series converter 92 and fed out on the conductors 82' .
  • This bit configuration is transmitted to each of the control logic circuits, for instance circuit 93, which therewith calculates and selects the necessary signal flow and conver ⁇ sion node.
  • clock pulse rate for the internal signal processing is about 30 Mhz.
  • a signal receiving and signal transmitting unit of the aforedescribed kind can be used advantageously with a circuit arrangement described and illustrated in a Patent Application filed on the same date as the present Application and entitled “A Signal Processing Unit” , or a unit described and illustrat ⁇ ed in a Patent Application filed on the same day as the pre ⁇ sent Application and entitled “A Multiplexing/Demultiplexing Unit”, or in an arrangement described and illustrated in a Patent Application filed on the same day as the present Appli ⁇ cation and entitled "A Synchronizing Circuit Arrangement".

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multimedia (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Selective Calling Equipment (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Burglar Alarm Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

The invention includes a signal receiving and a signal transmitting unit (61) adapted for converting an information-carrying signal (70c) received at a first transmission rate to an information-carrying signal (70d') transmitted at a second transmission rate which differs from the first transmission rate. One signal receiving input (70c, 70d, 70e) of several available inputs, where each input is adapted to a transmission rate which differs from the transmission rates of remaining inputs, can be connected (93) to one signal transmitting output of several available outputs (70d', 70e'), where each output (70d', 70e') is adapted to a transmission rate which differs from the transmission rates of remaining outputs, in dependence on signals occurring on one or more control conductors (71), wherein a selected control conductor and/or selected signal information selects and initiates a conversion mode having a selected conversion index.

Description

TITLE OF THE INVENTION: A SIGNAL RECEIVING AND A SIGNAL
TRANSMITTING UNIT
TECHNICAL FIELD
The present invention relates to a signal receiving and a signal transmitting unit adapted to receive and further transmit an information-carrying signal with no change in the information content of the signal.
The invention particularly relates to converting an informa¬ tion-carrying signal received at a first transmission rate to an information-carrying signal which is transmitted at a second transmission rate with the same information content as the received signal.
DESCRIPTION OF THE PRIOR ART
Several different kinds of signal receiving and signal transmitting units of the aforesaid kind are known to the art.
Different principles of converting the transmission rates of signals through switches and like devices are known and applied in the telecommunications field.
It is also known, and standard, to use different transmission rates, such as 155 Mb/s and 622 Mb/s and also other transmis¬ sion rates, such as 2.5 Gb/s , for instance.
Also known to the art are multiplexing signal receiving and signal transmitting units in which signals received on a connection have a signal transmission rate of 155 Mb/s and are converted to a connection transmitted signal having a trans¬ mission rate of 622 Mb/s.
Similar units are also known in which this rate conversion can be effected from 155 Mb/s to 2.5 Gb/s . Also known to the art are demultiplexing units in which the signal transmission rate is converted from 622 Mb/s to 155 Mb/s, and so on.
Units of this kind are also known for conversion of other signal transmission rates.
Normally, such units are adapted for one single conversion index and each desired rate conversion requires a unit which corresponds to the chosen rate conversion.
Consequently, several such units are required for different purposes within switching equipment and other types of electronic equipment.
With regard to the present invention and to its particular application, it can be mentioned that a signalling pattern is known in which information-carrying data packets, such as ATM cells, are transmitted, either in series or in parallel, on each of a number of available connections.
A signalling pattern is also known in which a number of available lines are adapted to the number of bit positions in a word within a data packet, such as an ATM cell, and the signal on each of these lines is permitted to carry the content of respective bit positions simultaneously, wherein a number of instantaneous bit positions occurring on these lines together represent the signal information of a data word.
The present invention can be applied advantageously in a system described in Ericsson Review No. 1, 1993, in the articles "The ATM Switch Concept and The ATM Pipe Switch" by Mikael Larsson, et al , and "The Telecom Evolution in the Broadband Era" by Peter Staxen, et al. DISCLOSURE OF THE INVENTION
TECHNICAL PROBLEMS
When considering the prior art as described above, it will be seen that a technical problem resides in the ability to provide a novel signal receiving and signal transmitting unit which is not only able to convert one single received informa¬ tion-carrying signal to one single other transmitted informa- tion-carrying signal with a single specific relationship between the transmission rates, but which will also afford the possibility of choosing one of a number of incorporated transmission rates for received information-carrying signals and enable the conversion of one such received signal to a transmitted signal which, in turn, can be selectively allocat¬ ed another transmission rate from a plurality of available transmission rates.
It will also be seen that a technical problem is one of realizing that the use of such a unit having a plurality of available signal receiving inputs where each input is adapted to receive information-carrying signals, such as data packets, at a transmission rate which differs from the transmission rates of other inputs within a telecommunications system which has different requirements on transmission rates requires each input to be connectable to an output for transmitting informa¬ tion-carrying signals, such as data packets, chosen from several available outlets, where each outlet is adapted to a transmission rate which differs from the transmission rates of remaining outlets.
Another technical problem is one of realizing and implementing in a simple manner the choice of one conversion method from a number of available conversion methods for multiplexing or demultiplexing purposes.
A further technical problem is one of realizing that the choice of conversion mode can be made in accordance with the control signals occurring on one or more control lines, where a selected control line and/or the signal information of a control signal will initiate and select a conversion mode with a chosen conversion index related to the transmission rates.
It will also be seen that a technical problem resides in realizing that a signal receiving and a signal transmitting unit which has successfully solved one or more of the afore- said technical problems finds particularly suitable applica¬ tion when a received information-carrying signal and a transmitted information-carrying signal are comprised of packets of data where each packet includes at least an addressable part and an information-carrying part and can therefore be included advantageously in an ATM system.
It will also be seen that a technical problem resides in realizing the significance of and the consequences associated with adapting available inputs and available outputs for a determined conversion relationship between selected transmis¬ sion rates such that the conversion ratio is changed, in¬ creased or decreased, by a factor of "four" and therewith realize and utilize the advantages of being able to reduce or to increase the number of lines by a factor of "four".
It will also be seen that a technical problem resides in realizing the significance of and the flexibility afforded by constructing a unit in which available inputs and available outputs are structured for three different transmission rates.
A technical advantage is also achieved when respective inputs and outputs in a unit of this kind are adapted for signal transmission, or traffic, in each of two directions.
Another technical problem is one of realizing the advantages that are afforded with the use of a signal receiving and signal transmitting unit of the aforesaid kind which forms a multiplexing/demultiplexing block adapted for digital signals and which is constructed and coordinated to convert a data packet received at a low transmission rate to a transmission rate which is four times higher than the received transmission rate, or vice versa.
In this regard, a technical problem resides in realizing the advantages that are afforded when conversion of the signals or the data packets is effected in a first stage, in a series- parallel conversion stage, and the signals or the data packets are thereafter stored in a memory store whose content can be delivered to a parallel-series converter with clock pulse conversion, through the medium of one or more buffer circuits.
Another technical problem is one of realizing the need for the requisite memory store and the used buffer circuits to be utilized commonly for each signal data packet transmission, irrespective of the transmission direction chosen, and also in realizing the advantages that are afforded hereby.
Another technical problem is one of realizing the significance when receiving data packets or data cells that occur simulta¬ neously on a number of incoming lines in accordance with the two earlier known signalling patterns of converting the information content of the data cells or data packets to a parallel format that can be used internally in the unit.
Another technical problem is one of realizing the simplifica¬ tions that can be expected when the frequency and/or rate of the clock pulse is chosen at a specific value below the values that exist when receiving and transmitting a data cell on the inputs and outputs of the unit respectively.
A further technical problem is one of realizing the advantages that are afforded by the occurrence of signal information in the form of data packets in an internal parallel format, with the aforesaid presumptions according to which the same synchronizing logic, memory stores, buffer circuits, etc., can be used to selectively connect an available input from a plurality of available inputs to an available output from a plurality of available outputs.
Another technical problem is one of providing a data-packet signal receiving and a data-packet signal transmitting unit having a number of inputs for receiving data packets that have different transmission rates and a number of outputs for transmitting data packets at different transmission rates, wherein one input unit can be used as an output unit and an output can be used as an input.
In regard of a unit of the kind defined in the introduction it will also be seen that a technical problem resides in the creation of conditions with the aid of simple means such as to adapt the total signal bandwidth of transmitted signals to the total signal bandwidth of received signals.
SOLUTION
With the intention of solving one or more of the aforesaid technical problems, the present invention takes as its starting point a data packet receiving and data packet trans- mitting unit which is adapted to convert an information- carrying digital signal received at a first transmission rate to an information-carrying digital signal which is transmitted at a second transmission rate different to the first transmis¬ sion rate, said information-carrying digital signal being adapted particularly for use with an ATM system in which the information in transmitted signals is advantageously in the form of a number of data packets each of a standard format.
The present invention relates to a unit, an integrated circuit, an ASIC circuit, having a plurality of available inputs for receiving digital signals, wherein each input is adapted to a transmission rate which is different from the transmission rates of other inputs. Each input can be connect¬ ed to a signal transmitting outp- chosen from one of several available outp s adapted for digital signals, and wherein each output is adapted to a transmission rate which differs from the transmission rates of other outputs. The choice of input and output is made in accordance with signals occurring on one or several control lines or conductors, wherein a selected control line and/or selected signal information chooses and initiates one of several available conversion modes with a selected rate conversion index.
According to proposed embodiments of the invention, the received information-carrying signals and transmitted informa¬ tion-carrying signals have the form of data packets or data cells, such as data packets or data cells whose signal content is adapted to an ATM system, wherein each packet includes at least an addressable part and an information-carrying part.
According to one embodiment, available inputs and available outputs are adapted so as to clearly transform the transmis¬ sion rates therebetween, such as increasing or decreasing the transmission rates by a factor of "four", with the number of lines on inputs and outputs therewith being decreased or increased by a factor of "four".
According to another embodiment, available inputs and avail¬ able outputs within the unit are "three" in number and are structured for three different transmission rates.
According to the invention, respective input units and respective output units are adapted for separated traffic in both directions.
Particular reference is made to a number of multiplexing/de- multiplexing blocks which are intended to convert received digital signals which have low transmission rates to a rate which is four times greater than the low transmission rate, while retaining the signal bandwidth.
The relevant conversion of the data signals will preferably be effected in a first stage in a series-parallel conversion, wherein the signals are stored in a memory and can be deliv¬ ered from the memory to a parallel-series converter having a clock pulse converter for transmission, through the medium of an array of buffer circuits.
The requisite memory and buffer circuits can be used for signal transmission in each of two directions.
According to another embodiment, data cells that are received and that occur on a number of lines are converted to an internal parallel format adapted to the unit, which, in turn, is selected commonly for all available inputs and all avail¬ able outputs, wherein in the case of requisite signal process¬ ing through the internal parallel format, the internal clock pulse rate is chosen at a lower value than the clock pulse rate and transmission rate of signals occurring on the inputs and/or the outputs.
One and the same synchronizing logic, such as memories, buffer circuits, control logic, will preferably be used when connect- ing one of several available inputs to one of several avail¬ able outputs.
ADVANTAGES
Those advantages that are primarily afforded by a signal receiving and signal transmitting unit according to the present invention reside in the construction of a single unit, an integrated circuit, an ASIC circuit, which presents a plurality of available inputs for receiving digital signals, wherein each input is adapted to a transmission rate which differs from the transmission rates of remaining inputs, and a plurality of available outputs for transmitting digital signals, wherein each output is adapted to a transmission rate which differs from the transmission rate of remaining outputs.
Each of these inputs can be connected to one of the dig'ital- signal transmitting outputs. This enables one and the same unit, an integrated circuit, and particularly an ASIC circuit, to be used in different telecommunications equipment. A conversion mode desired for a particular application and having a selected conversion index can be chosen by activating one or more control conductors. A selected control conductor and/or selected signal information initiates selection of the conversion mode.
The main characteristic features of an inventive signal receiving and signal transmitting unit are set forth in the characteri zinq clause of the followinα Claim 1.
BRIEF DESCRIPTION OF THE DRAWINGS
An exemplifying embodiment of a unit having features charac- teristic of the present invention and at present preferred and which is adapted for use in a telecommunications system, particularly in an ATM system, will now be described in more detail with reference to the accompanying drawings, in which
Figure 1 illustrates the principle construction of a tele¬ communications system which utilizes ATM technol¬ ogy;
Figure 2 illustrates schematically serially occurring data packets or data cells used in the ATM system ac¬ cording to Figure 1; Figure 3 illustrates schematically the physical orientation of circuit boards for the two coupling planes of the coupling core, and circuit boards for the connecting devices disposed in a magazine;
Figure 4 illustrates schematically the orientation of cor¬ responding circuit boards in an extended telecom¬ munications system according to Figure 1, wherein redundant boards for the coupling core are coordi¬ nated in two magazines, whereas the circuit boards for the connecting devices are coordinated in four magazines;
Figure 5 illustrates the principle coupling required between two redundant coupling or connection planes each allocated a respective magazine, and four magazines for circuit boards applicable to the connecting devices;
Figure 6 is intended to illustrate an optical connection, available from a plurality of optical connections, between a switch coupling plane and a magazine intended for circuit boards representative of connecting devices;
Figure 7 illustrates the principle construction of a signal receiving and signal transmitting unit in accor¬ dance with the present invention;
Figure 8 is a block schematic illustrating a Bi-CMOS inte¬ grated circuit for certain parts of the unit, including five multiplexing/demultiplexing blocks among other things; and
Figure 9 is a block schematic illustrating such a block, which includes CMOS transistors. DESCRIPTION OF EXEMPLIFYING EMBODIMENTS AT PRESENT PREFERRED
Figure 1 is a greatly simplified illustration of a telecommu¬ nications system designated an ATM system, which utilizes data coordinated in data packets or data cells for its function and its signal exchange.
It will be obvious to the person skilled in this art that the signal exchange is normally two-directional, although for the sake of simplicity the following description will illustrate solely the connection and signal-exchange between a transmit¬ ter 3 of a transmitting terminal apparatus 1 and a receiver 3a of a receiving terminal apparatus 2.
The exchange of information between the apparatus 1 and 2 is achieved with the aid of data packets or data cells (20) with data words structured in accordance with an ATM system.
The transmitter 3 coacts over a line or connection 4 with a line-related receiving unit 5 which is connected via a line or connection 6 to an input circuit 7 and which coacts, through a line or connection 8, with a number of coupling ports 9 belonging to an ATM switch 10 provided with two redundant coupling planes or coupling cores 11, 12, and which coacts with the signal receiving unit 3a through the medium of circuits (not shown) corresponding to the circuits 9, 7 and 5.
Each of the lines 4, 6, 8 may consist of one or a number of physical conductors.
The function of the ATM switch requires signal transmission to be effected in packets or cells of data, and Figure 2 illustrates one such packet 20 which may have a five-byte (8- bit words) address information section 21 (Header) and a forty-eight-byte (8-bit words) information-carrying section 22 (Payload). The data cell 20 may also include other informa- tion .
It should be noted that when transmitting signals on one single physical conductor, one data cell, 20, will be preceded by a data cell 20' and followed by a data cell 20", wherewith a serial stream of data packets or data cells will pass along the conductor 4.
It is also assumed that the line 4, together with its conduc- tors, is dimensioned and adapted to a serial bit-rate of 155 Mb/sec.
Such serial signal transmission of data cells is referred to as "series transmission" in the following description.
When a similar "series transmission" takes place simultaneous¬ ly on a plurality of conductors forming a line, this transmis¬ sion is referred to as a "series transmission through grouped links".
However, each word in a data cell can be transmitted simulta¬ neously over a number of conductors, with the number of conductors corresponding to the number of bit positions in each word used, so that the bit information for a complete word is received simultaneously by a number of receivers.
Such parallel transmission of data cells is referred to in the following as "parallel transmission".
Figure 3 illustrates the principle, physical construction of circuit boards placed in a magazine 30 which serves a switch unit 10 or ATM switch of relatively low capacity.
Located at the sides or extremities of the magazine is a respective board 31 and 32, both of which are identical to one another and are provided with conductors and components corre¬ sponding to the switch planes or selector planes 11 and 12. Located between these end boards 31 and 32 are a number of boards which are adapted to form connecting devices, of which six such boards are shown and of which two have been refer¬ enced 33 and 34 in Figure 3.
The device boards 33, 34 are constructed to include circuit structures pertinent to the input circuit 7 and the coupling port 9. Conductors and buses are connected to respective boards 33, 34 and 31, 32 by means of pin connectors. The pin connectors of respective boards coact with circuitry (not shown) mounted in a frame 35 or a backplane.
As will be understood, if it is desired to greatly increase the capacity of a switch 10 with regard to the number of simultaneous telecommunication connections, it is also necessary to increase the rate at which signal transmission is effected within the switch.
A contemplated increase in the capacity of the switch is illustrated by choosing two magazines 40, 40a where all boards disposed in the magazine 40 can be considered to represent the switch plane 11, while all boards disposed in the magazine 40a can be considered to represent the switch plane 12.
Also included are four other magazines 41, 42, 43, 44, which coact with the magazines 40, 40a in the manner illustrated in Figure 5, in other words, each magazine 41, 42, 43, 44 coacts with the two switch planes 40, 40a through a connection. It will be evident that such a construction will require compre- hensive signal transmission at a high transmission rate.
Signal transmission on each line and on each conductor takes place at a high data-pulse rate, wherein typical pulse frequencies are the standardized transmission rates of 155 Mb/s and 622 Mb/s.
As the signal transmission can, in principle, be considered the same for all of the connections shown in Figure 5, the following description will be restricted solely to include signal transmitting and signal receiving circuits for digital pulses on one line or one connection 50 comprised of a fibre optic and functioning to effect signal transmission between the magazine 41 and the magazine 40 of the Figure 6 illustra¬ tion.
The magazine 41 includes a number of integrated circuits on which there is mounted a number of signal multiplexing/demul¬ tiplexing blocks, of which one is referenced 61 and which are connected to a transmitter 62 which is adapted to transmit light pulses on the optical link or conductor 50 in response to output signals from the block or the device 61.
The light pulses on the line or conductor 50 are received by a receiver 63 which is adapted to receive the light pulses and to convert said light pulses to electric signals or electric pulses.
These electric pulses are delivered to one of several avail¬ able multiplexing/demultiplexing blocks 64.
The present invention also includes a particular design of one such block 61 or 64.
The block 61 and the block 64 are mutually identical and consequently the following description will be limited to solely the block 61, with transmission of the data signal at a higher transmission rate than the rate of the received data signals.
The principle construction, as an integrated circuit, of one such multiplexing/demultiplexing block 61 will now be de- scribed in more detail with reference to Figures 7, 8 and 9, whereafter the use of the block in the circuit shown in Figure 6 will be described more thoroughly. Figure 7 illustrates the principle construction of a multi¬ plexing/demultiplexing block 61 or unit according to the present invention.
As shown in Figure 7, synchronizing signals are delivered to the block 61 on a conductor 70a, while clock pulses arrive on a conductor 70b, the effect of these clock pulses being well known to the person skilled in this art and will not therefore be described here.
It can be mentioned in this regard that the block 61 may well be provided with means for generating internal synchronizing signals.
The block 61 is constructed to include three different inputs, referenced 70c, 70d and 70e, and three different outputs, referenced 70c', 70d' and 70e'.
Each of the inputs is adapted for receiving infor ation- carrying digital signals in data cells having mutually different transmission rates.
Each of the outputs is adapted for transmitting information- carrying digital signals in data cells at different transmis- εion rates.
More particularly, the input 70c and the output 70c' are both adapted for a transmission rate of 155 Mb/s.
The input 70c and the Output 70c' are both comprised of sixteen conductors, wherein the data packets are transmitted on each of these conductors serially and together form a series transmission through grouped links.
The input 70d and the output 70d' are both adapted for a transmission rate of 622 Mb/s, wherein they are each comprised of four conductors and the data packets occur on each of said conductors serially and together form a series transmission through grouped links.
The input 70e and the output 70e' are both adapted for a transmission rate of 2.5 Gb/s and are comprised of one single conductor adapted for transmitting data packets or data cells serially in sequence.
According to the invention, such a unit is able to freely select a conversion mode through the medium of a control signal, such that each of the three available inputs 70c, 70d and 70e can be connected to an output selected from the three available outputs 70c' , 70d' or 70e' .
The choice of a specific input and a specific output, the so- called conversion mode, is effected in accordance with signals that occur on one or more control conductors 71, wherein a selected control conductor and/or signal-carried information initiates a circuit 72 which selects the relevant conversion mode through the medium of a control block 93 with a selected conversion index adapted for a specific application.
The placement of such a unit or block 61 in switch equipment, or elsewhere, thus becomes more or less determinative of which conversion mode shall be selected and be applicable to the selected application.
Figure 8 is a block schematic which illustrates the multiplex¬ ing/demultiplexing block 61 of Figure 7 in more detail.
The block 61 is constructed on a digital Bi-CMOS circuit and utilizes a CMOS section 80 which is laid on said circuit and has four mutually identical sub-blocks 31, 81a, 81b and 81c.
The input 70c includes four input conductors for the sub-block 81, four input conductors for the sub-block 81a, and so on, making a total of sixteen conductors.
SUBSTITUTESHEET The sub-blocks 81, 81a, 81b and 81c are also provided with four times four output conductors 70c'.
Each of the sub-blocks 81, 31a, 81b and 81c has a respective output conductor, such as the conductor 83 for the sub-block 81.
All four output conductors 83, 83a, 83b and 83c form input conductors to a fifth sub-block 84 which, in principle, is of the same construction as the sub-block 81.
The sub-block 84 includes four input conductors 70d, four output conductors 70d' and an output conductor 70e'.
In the case of the Figure 8 illustration, the block 61 is adapted for a multiplexing and a demultiplexing function, wherein in the case of the multiplexing function data signals occurring on the input 70c have a rate of 155 Mb/s, while data signals occurring on the outputs 83, 83a, 83b and 83c have a rate of 622 Mb/s.
Signals occurring on the output 70e' of the sub-block 84 have a rate of 2.5 Gb/s.
The signal flow travels in the opposite direction in the case of a demultiplexing function.
Figure 9 is a block schematic which i .ustrates the sub-block 81 in more detail.
The input conductors 70c are repr sented in the Figure 9 illustration by the four incoming c inductors 82a ... 82d.
Each of the conductors 82a ... 82d is adapted for a maximum transmission rate of 155 Mb/s for data packets in the form of ATM cells used in this case. The circuit 95 is able to transmit data-containing output signals at a frequency of 622 Mhz on the conductor 83, with the aid of a series-parallel converter 91 and a memory 94 among other things.
It has previously been mentioned in the description that each of the inputs 70c, 70d and 70e and each of the outputs 70c', 70d' and 70e' can be coupled selectively so as to obtain a desired rate conversion, and that a relevant conversion mode is activated by an activating signal arriving on one or more of the conductors 71 (Figure 8).
System-related clock pulses occur on the conductor or line 87.
Referring back to Figure 9, it will be seen that each of the input conductors 82a ... 82d of the sub-block 81 is connected to a series-parallel converter 91. The digital signals arriving on the conductors 82a ... 82d thus converted by a four-channel series-parallel converter to 20-bit parallel transmission, wherein the signals are delivered on a conductor or line 99 to a control logic 93 where they are processed at an internal rate.
Requisite synchronization is effected through a synchronizing unit 98.
Data signals converted to a parallel format are delivered to a control block or control logic 93 and from there to a memory 94, a RAM memory. Information stored in the RAM memory, is delivered therefrom, or from a ROM memory, through control logic 93 to a buffer circuit 95, which in turn delivers the information to a single-channel parallel-series converter and clock pulse converter 96.
When converting in the reversed sense, signals arrive on the conductor 83' to a single-channel series-parallel converter and clock pulse converter 97, whereafter data signals in
SUBSTITUTESHE parallel format are delivered to the control block 93, stored in the memory 94 and then delivered in parallel format to the buffer circuit 95, whereafter they are transmitted to a parallel-series converter 92 and fed out on the conductors 82' .
The exemplifying embodiment illustrates the invention in the form of a functional block, and since such blocks are previ¬ ously known or can be constructed readily by the skilled person in this field without requiring work of an inventive nature, and with the guidance of general technology in the field and with the aid of obvious expedients, certain parts have not been described in detail.
With regard to the signals on the conductor 71, it is assumed that parallel-transmitted bit positions on the three conduc¬ tors of relevant bit configuration point to the relevant conversion mode.
This bit configuration is transmitted to each of the control logic circuits, for instance circuit 93, which therewith calculates and selects the necessary signal flow and conver¬ sion node.
It will also be noted that the clock pulse rate for the internal signal processing is about 30 Mhz.
A signal receiving and signal transmitting unit of the aforedescribed kind can be used advantageously with a circuit arrangement described and illustrated in a Patent Application filed on the same date as the present Application and entitled "A Signal Processing Unit" , or a unit described and illustrat¬ ed in a Patent Application filed on the same day as the pre¬ sent Application and entitled "A Multiplexing/Demultiplexing Unit", or in an arrangement described and illustrated in a Patent Application filed on the same day as the present Appli¬ cation and entitled "A Synchronizing Circuit Arrangement". Reference is made to these coterminous Patent Applications for a deeper understanding of the application of the invention, and the contents of these Applications shall be taken to form part of the present Application.
It will be understood that the invention is not restricted to the aforedescribed and illustrated exemplifying embodiment thereof and that modifications can be made within the scope of the inventive concept as illustrated in the following Claims.
SUBSTITUTESHEE

Claims

1. A signal receiving and signal transmitting unit adapted for converting a first transmission rate of a received information-carrying signal to a second transmission rate of a transmitted information-carrying signal which differs from the first transmission rate, characterized in that one signal receiving input (70c) of several available inputs, where each input is adapted to a transmission rate which differs from the transmission rates of remaining inputs, can be connected to one signal transmitting output of several available outputs (70d', 70e'), where each output (70d' , 70e') is adapted to a transmission rate which differs from the transmission rates of remaining outputs, in dependence on signals occurring on one or more control conductors (71), wherein the selected control conductor and/or selected signal information selects and initiates a conversion mode having a selected conversion index.
2. A unit according to Claim 1, characterized in that a received information-carrying signal and a transmitted information-carrying signal are comprised of data packets (20) or data cells, wherein each data packet includes an address¬ able part and an information-carrying part, among other things.
3. A unit according to Claim 1 or 2, characterized in that available inputs (70c, 70d, 70e) and available outputs (70c', 70d' , 70e') are adapted for transmission rates which increase with a factor of "four" and with the number of conductors decreasing by a factor of "four".
4. A unit according to Claim 1 or 2, characterized in that available inputs and available outputs are structured for three different transmission rates.
5. A unit according to Claim 3, characterized in that respective inputs (82) and outputs (83, 83a) are adapted for traffic in both directions.
6. A unit according to Claim 1, characterized in that a number of multiplexing/demultiplexing blocks (81-81c) are constructed to convert received, low transmission rate signals (82a-82d) to a signal (83) having a transmission rate which is four times higher than said low transmission rate.
7. A unit according to Claim 6 , characterized in that signal conversion is effected in a first stage (91) in a series- parallel circuit; in that the signal is then stored in a memory (94) and can be delivered to a parallel-series convert¬ er having a clock pulse converter (96) through the medium of a buffer circuit (95).
8. A unit according to Claim 7 , characterized in that requisite memories and buffer circuits are used for transmit¬ ting signals in each direction.
9. A unit according to any one of the preceding Claims, characterized in that after receiving data cells occurring on a number of conductors, conversion is effected to an internal parallel format adapted to the unit, this format, in turn, being chosen commonly for each available input and each available output.
10. A unit according to Claim 9, characterized in that the clock pulse rate chosen when processing signals by means of the internal parallel format is lower than the clock pulse rate applicable to signals at the inputs and outputs.
11. A unit according to Claim 10, characterized in that the same synchronizing logic (93), memory, buffer circuits and control logic can be used when coupling one of several inputs to one of several outputs.
SUBSTITUTESHE
12. A unit according to Claim 1, characterized in that the total signal bandwidth for incoming signals corresponds to the total signal bandwidth for outgoing signals.
PCT/SE1994/000909 1993-10-12 1994-10-03 A signal receiving and a signal transmitting unit WO1995010900A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
KR1019960701876A KR100299013B1 (en) 1993-10-12 1994-10-03 Signal receiving and signal transmitting device
EP94930377A EP0723723B1 (en) 1993-10-12 1994-10-03 A signal receiving and a signal transmitting unit
BR9407801A BR9407801A (en) 1993-10-12 1994-10-03 Signal receiving and transmitting unit
JP07511660A JP3097921B2 (en) 1993-10-12 1994-10-03 Signal receiving and transmitting unit
CA002173949A CA2173949C (en) 1993-10-12 1994-10-03 A signal receiving and a signal transmitting unit
DE69433707T DE69433707D1 (en) 1993-10-12 1994-10-03 SIGNAL RECEIVER AND SIGNAL SENDING UNIT
AU79515/94A AU680695B2 (en) 1993-10-12 1994-10-03 A signal receiving and a signal transmitting unit
NO961412A NO961412L (en) 1993-10-12 1996-04-10 Signal receiver and signal transmitter
FI961592A FI961592A0 (en) 1993-10-12 1996-04-11 Transmission and reception unit of signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9303338-9 1993-10-12
SE9303338A SE503702C2 (en) 1993-10-12 1993-10-12 Signal processing unit which converts input transmission rate to a separate output transmission rate therefrom

Publications (1)

Publication Number Publication Date
WO1995010900A1 true WO1995010900A1 (en) 1995-04-20

Family

ID=20391387

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1994/000909 WO1995010900A1 (en) 1993-10-12 1994-10-03 A signal receiving and a signal transmitting unit

Country Status (14)

Country Link
US (1) US5604739A (en)
EP (1) EP0723723B1 (en)
JP (1) JP3097921B2 (en)
KR (1) KR100299013B1 (en)
CN (1) CN1086885C (en)
AU (1) AU680695B2 (en)
BR (1) BR9407801A (en)
CA (1) CA2173949C (en)
DE (1) DE69433707D1 (en)
FI (1) FI961592A0 (en)
NO (1) NO961412L (en)
SE (1) SE503702C2 (en)
TW (1) TW296514B (en)
WO (1) WO1995010900A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE515563C2 (en) * 1995-01-11 2001-08-27 Ericsson Telefon Ab L M data transmission system
DE29519804U1 (en) * 1995-12-13 1996-04-11 Siemens AG, 80333 München computer
SE9601606D0 (en) * 1996-04-26 1996-04-26 Ericsson Telefon Ab L M Ways for radio telecommunication systems
US7039074B1 (en) * 2000-09-14 2006-05-02 Agiletv Corporation N-way demultiplexer
US7047196B2 (en) 2000-06-08 2006-05-16 Agiletv Corporation System and method of voice recognition near a wireline node of a network supporting cable television and/or video delivery
US8095370B2 (en) * 2001-02-16 2012-01-10 Agiletv Corporation Dual compression voice recordation non-repudiation system
US7924845B2 (en) * 2003-09-30 2011-04-12 Mentor Graphics Corporation Message-based low latency circuit emulation signal transfer
EP2262139A1 (en) * 2009-06-12 2010-12-15 Alcatel Lucent Variable bitrate equipment

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4008729C2 (en) * 1990-03-19 1992-10-08 Aeg Kabel Ag, 4050 Moenchengladbach, De
GB2259229A (en) * 1991-08-19 1993-03-03 Sony Corp Multiplexing a plurality of variable rate data
US5212687A (en) * 1990-12-14 1993-05-18 U. S. Philips Corporation Arrangement for transmitting over a time-division multiplex line different channels having various bit rates
EP0605267A1 (en) * 1992-12-30 1994-07-06 France Telecom Multirate frame and device for multiplexing data of non-multiple bit rates
GB2276795A (en) * 1993-04-02 1994-10-05 Thomson Consumer Electronics Digital data arbitration apparatus

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2545670B1 (en) * 1983-05-04 1985-07-05 Billy Jean Claude MULTIPLEXER, DEMULTIPLEXER AND MULTIPLEXING-DEMULTIPLEXING EQUIPMENT WITH RECONFIGURABLE FRAMES
US4807221A (en) * 1984-11-27 1989-02-21 Siemens Aktiengesellschaft Digital signal multiplex device
US4685101A (en) * 1984-12-20 1987-08-04 Siemens Aktiengesellschaft Digital multiplexer for PCM voice channels having a cross-connect capability
US4905228A (en) * 1985-08-26 1990-02-27 American Telephone And Telegraph Company Digital transmission channel framing
IT1188561B (en) * 1986-03-05 1988-01-20 Italtel Spa NETWORK FOR THE SWITCHING OF MESSAGES BETWEEN A PLURALITY OF PROCESSING UNIT
US5365519A (en) * 1991-03-05 1994-11-15 Hitachi, Ltd. ATM switch1ng system connectable to I/O links having different transmission rates
FR2669168B1 (en) * 1990-11-09 1993-04-23 Abiven Jacques MULTIPLEXING-DEMULTIPLEXING PROCESS MULTIDEBIT DIGITAL.
CA2064323C (en) * 1991-03-29 1997-12-30 Takatoshi Kurano Atm cell multiplexing device capable of reducing an accessing speed to a fifo memory thereof
JPH05145573A (en) * 1991-11-19 1993-06-11 Toshiba Corp Atm exchange node system
DE4221188C2 (en) * 1992-06-27 1997-09-11 Sel Alcatel Ag Switching center

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4008729C2 (en) * 1990-03-19 1992-10-08 Aeg Kabel Ag, 4050 Moenchengladbach, De
US5212687A (en) * 1990-12-14 1993-05-18 U. S. Philips Corporation Arrangement for transmitting over a time-division multiplex line different channels having various bit rates
GB2259229A (en) * 1991-08-19 1993-03-03 Sony Corp Multiplexing a plurality of variable rate data
EP0605267A1 (en) * 1992-12-30 1994-07-06 France Telecom Multirate frame and device for multiplexing data of non-multiple bit rates
GB2276795A (en) * 1993-04-02 1994-10-05 Thomson Consumer Electronics Digital data arbitration apparatus

Also Published As

Publication number Publication date
JP3097921B2 (en) 2000-10-10
KR100299013B1 (en) 2001-10-22
TW296514B (en) 1997-01-21
FI961592A (en) 1996-04-11
CN1086885C (en) 2002-06-26
FI961592A0 (en) 1996-04-11
EP0723723A1 (en) 1996-07-31
SE503702C2 (en) 1996-08-05
AU7951594A (en) 1995-05-04
JPH08511143A (en) 1996-11-19
SE9303338L (en) 1995-04-13
KR960705423A (en) 1996-10-09
CA2173949A1 (en) 1995-04-20
NO961412L (en) 1996-06-05
NO961412D0 (en) 1996-04-10
BR9407801A (en) 1997-05-06
CA2173949C (en) 1999-07-20
AU680695B2 (en) 1997-08-07
CN1133110A (en) 1996-10-09
DE69433707D1 (en) 2004-05-19
US5604739A (en) 1997-02-18
EP0723723B1 (en) 2004-01-02
SE9303338D0 (en) 1993-10-12

Similar Documents

Publication Publication Date Title
US4685101A (en) Digital multiplexer for PCM voice channels having a cross-connect capability
US4697262A (en) Digital carrier channel bus interface module for a multiplexer having a cross-connect bus system
EP0361760B1 (en) ISDN, basic rate interface arranged for quad voice
US4244046A (en) Digital data transmission system providing multipoint communications
EP0383437A2 (en) Format converter
SE456789B (en) DOUBLE-BUS TYPE COMMUNICATION EQUIPMENT
US4955019A (en) Multimedia information exchanging system and equipment therefor
US4160128A (en) Digital data transmission system providing multipoint connections
AU680695B2 (en) A signal receiving and a signal transmitting unit
JPH0626383B2 (en) Method and apparatus for folding a digital transmission line in a channel unit
EP0176437A2 (en) Communication switching system
US5579324A (en) Synchronizing circuit arrangement
US5079769A (en) Flexible multiplexer
EP0764386A2 (en) Atm-system adapted three stage switching unit
CA1241098A (en) Arrangement for controlling switched speech or data communication in a communications exchange
GB2261796A (en) A TDM parallel communications bus
CA1083696A (en) Time division switching network
JP2750203B2 (en) Line setting circuit
AU684565B2 (en) Multiplexing/demultiplexing unit
EP0950336A2 (en) Method and apparatus to interconnect two or more cross-connects into a single pcm network
JPS6139661A (en) Circuit editing device
JPH09149063A (en) Ring type network
AU6543399A (en) A point-to-point transmission network
JPH07107064A (en) Fault detection system
JPH05347598A (en) Multi-medium communication equipment

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 94193764.X

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR CA CN FI JP KR NO

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1994930377

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1019960701876

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2173949

Country of ref document: CA

Ref document number: 961592

Country of ref document: FI

WWP Wipo information: published in national office

Ref document number: 1994930377

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1994930377

Country of ref document: EP