WO1994015298A1 - Disturbance-free connection to time-divided bus - Google Patents

Disturbance-free connection to time-divided bus Download PDF

Info

Publication number
WO1994015298A1
WO1994015298A1 PCT/FI1993/000557 FI9300557W WO9415298A1 WO 1994015298 A1 WO1994015298 A1 WO 1994015298A1 FI 9300557 W FI9300557 W FI 9300557W WO 9415298 A1 WO9415298 A1 WO 9415298A1
Authority
WO
WIPO (PCT)
Prior art keywords
interface circuit
bus
control
state
circuit according
Prior art date
Application number
PCT/FI1993/000557
Other languages
French (fr)
Inventor
Antti Poutanen
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Priority to GB9511800A priority Critical patent/GB2288894B/en
Priority to AU58163/94A priority patent/AU5816394A/en
Priority to DE4396777T priority patent/DE4396777T1/en
Publication of WO1994015298A1 publication Critical patent/WO1994015298A1/en
Priority to SE9502180A priority patent/SE515782C2/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/029—Provision of high-impedance states
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to an interface circuit for connecting an electrical unit disturbance-free to an electrical bus, in which time-divided bus signals pass between several electrical units, said interface circuit comprising at the output thereof a three state buffer for each signal conductor to be connected to the bus of the electrical unit, said buffer being provided with a control input for bringing said buffer to a high-impedance state for connecting the electrical unit to the bus and for disconnecting it from the bus.
  • the data communications apparatus such as data communi- cation means connected to telecommunications networks, fre ⁇ quently comprise a plurality of so-called plug-in units connected to the data communication bus in which data passes.
  • data is so transferred that the data to be transferred is supplied through a plug-in unit to a bus from which .another plug-in unit picks said data for trans ⁇ fer to a desired address.
  • the plug-in units both supply data to the bus and pick data therefrom, as well as include logic for processing said data.
  • the time-division technique has more and more frequently been adopted, whereby time-divided synchronous signals are used.
  • the plug-in units pick given time intervals, and respectively, supply data of certain time intervals to the bus.
  • the electrical plug-in units are ensured as re ⁇ gards their reliability, whereby a plug-in unit provided with an ensuring capacity has to be in connection with the bus in order to be switched on if another plug-in unit is damaged.
  • the internal signals within the system become disturbed unless specific circuit designs are used.
  • the signals of the other time intervals become dis ⁇ turbed when plug-in units processing certain time intervals are added therein or removed therefrom unless specific cir ⁇ cuit designs are used.
  • the plug-in units may in practice be circuit cards pro ⁇ vided with a different logic, said cards being connected to the bus with connectors, e.g. so that the plug-in unit is easy to attach and detach.
  • so-called length ⁇ ened pins have been in use in the plug-in unit for the power supply of the plug-in unit (i.e. operating voltage) and/or respectively, shorter, pins for signal conductors in order to have the operating voltages connected to the plug- in unit prior to the connection of the signal lines to the bus, respectively, for the signal conductors to be discon ⁇ nected from the bus prior to the removal of the operating voltages of the plug-in unit.
  • interface circuits which are commercially available. Said interface circuits are pos- itioned between the logic of the plug-in unit and the bus, and they comprise, inter alia buffers, such as three state buffers, which are brought to a high-impedance state until the plug-in unit has at the signal conductors thereof been connected to the bus, and it is brought off from the high- impedance state when the plug-in unit is taken into use.
  • a drawback of said separate interface circuits is that they include circuits for a great number of different appli ⁇ cations, whereby, with a view to a given application, they contain unnecessary circuits, thus taking too much space.
  • the plug-in units are moreover usually provided with a greater number of signal conductors than there are buffers in commercially available interface circuits, so that several interface circuits are required, these taking much space in the circuit card containing a plug-in unit, this card being made as small as possible so that the size of the data transfer means can be maintained small.
  • the interface circuits have to be brought externally at a right moment to their proper states in order to provide disturb ⁇ ance-free connection. Hence, disturbance-free connection may be uncertain.
  • the objective of the present invention is to implement disturbance-free connection to a time-divided bus to avoid the drawbacks mentioned above.
  • This is possible with the aid of an integrated interface circuit comprising buffers and control circuits wherewith the automatic control of the logical states of the buffers and the minimisation of the auxiliary voltage required by the interface circuits have been implemented by disconnecting the clock signals of the logical circuits of the plug-in circuit automatically while being connected to the bus.
  • disturbance- free connection is ensured by means of a low power consump ⁇ tion, and thanks to the automatic control, the disturbance- free connection is well controlled and the disturbance of the signals can surely be avoided.
  • the interface circuit is moreover integrated to the same microcircuit as the actual operational logic of the plug-in unit.
  • the interface circuit according to the invention is char ⁇ acterized in that it comprises a control block to control the state of each three state buffer and in which the out ⁇ put states provided thereby have been preprogrammed, and which automatically sets the states of the three state buffers, and which is moreover provided with an input for programming it externally.
  • the interface circuit of the invention comprises a three state buffer connected to the bus of an electrical unit with each signal conductor, a logic controlling each three state buffer and setting every time in a predetermined state according to what has been programmed in advance in the memory of the control logic.
  • the memory and hence, the control logic may also be brought separately to desired logical states.
  • means, e.g. a controllable switch have been arranged in the interface circuit for disconnecting the clock signal of the logical circuit, said switch being controlled also by means of the logic con- trolling the three state buffer.
  • a plug-in unit When a plug-in unit is connected to a bus, it receives from an external supply line a low-level auxiliary voltage with which to operate. For such auxiliary voltage line, a lengthened pin can be provided in the circuit card so that the interface circuit will receive the auxiliary voltage before the connection of the plug-in unit to the bus, whereby the interface circuit is in controlled state at the moment of connection.
  • the control logic brings the three state buffers to a high-ohmic state, whereby the bus will neither be loaded nor disturbed by the plug-in unit, said unit controlling the disconnection of the clock signal of the logical circuit for minimizing the power consumption, in which case even a very insignificant auxiliary voltage suffices for the interface circuit.
  • the power supply unit thereof When the plug-in unit is taken into use, the power supply unit thereof is ex ⁇ cited, and when sufficient operating voltage is provided by the power supply unit, the disconnection of the clock sig ⁇ nals to the logical circuits is removed, and a signal is transmitted to the control logic about the changed state, whereby it releases the three state buffers from the high- impedance state so that input data to the plug-in unit can be supplied from the logical circuits out to the bus, res ⁇ pectively, a signal can be received from the bus.
  • the buffers observe the logical states of the data to and from the bus.
  • the interface circuit of the invention comprises a three state buffer 1 for each signal conductor S, a control block 2 ensuring controlled disturbance-free connection to the bus (not shown) , said block comprising a bi-stable logic 3 and a memory 4 setting the states of certain blocks in the in ⁇ terface circuit, preferably a transfer register 4 provided with the output states of the bi-stable logic 3 in the memory, and a disconnecting means 5,6 of a clock signal between at least one clock signal 15,16 and at least one logical circuit 7,8 of the plug-in unit.
  • the logical cir ⁇ cuits 7,8 presented in the figure are not part of the in ⁇ terface circuit according to the invention, but part of the plug-in unit to which also the interface circuit is prefer- ably integrated.
  • a plug-in unit When a plug-in unit is connected to a bus, it is provided with a small auxiliary voltage from an external supply line (not shown) , being needed by the interface circuit for the operations thereof, while the rest of the plug-in unit re ⁇ mains idle.
  • a lengthened pin can be provided on the circuit card to provide the in ⁇ terface circuit with an auxiliary voltage prior to con ⁇ nection of the plug-in unit to the bus, whereby the inter- face circuit is in controlled state at the moment of con ⁇ nection.
  • the control block 2 brings the three state buffers 1 into high-ohmic state, whereby the bus is neither loaded nor disturbed by the plug-in unit, said unit controlling the disconnection of the clock signals 15,16 of the logical circuits 7,8 in order to minimize the power consumption, so that even a very insignificant auxiliary voltage suffices for the interface circuit.
  • the interface circuit is pro- vided with a register access line 18 connected to a micro ⁇ processor (not shown) controlling the plug-in unit, to bring the output states of the bi-stable logic 3 control ⁇ ling the three state buffers 1 into the memory of the con- trol register 4.
  • the control register 4 brings the outputs 10 of the bi-stable logic 3 to the states in the control register memory automatically, so that the three state buffers are set into high-impedance state, and the signals passing in the bus are not therefore disturbed by the plug-in unit connected to said bus.
  • the bi-stable logic 3 provides at the same time the controls 11,12 to the clock signal dis ⁇ connection means 5,6, such as controllable switches, in order to disconnect the clock signals 15,16 of the logical circuits 7,8.
  • the power supply unit thereof When the plug-in unit is taken into use, the power supply unit thereof (not shown) is excited and when the power supply unit provides sufficient operating vol ⁇ tage, disconnection of the clock signals 15,16 from the logical circuits 7,8 is removed, and a signal is provided to the control block 2 about the changed state, whereby it removes the three state buffers 1 from the high-impedance state, so that input data S into the plug-in unit can be supplied from the logical circuits 7,8 out to the bus, respectively, a signal S can be received from the bus.
  • the buffers observe the state of the data to and from the bus.
  • connection of the clock signals 15,16 to the logical circuits 7,8 is so accomplished that when the power supply unit has been started to a requisite operating voltage level, the data thereof enters the interface cir- cuit to a hardware reset line 13 wherefrom the control is brought either directly to the clock signal disconnection means 6 and to the bi-stable logic 2, or merely to the bi ⁇ stable logic 2.
  • the bi-stable logic 2 receives a hard ⁇ ware reset signal 13, it controls 11 the disconnection means 5 to connect the clock signal to the logical circuit 8, bringing 10 the three state buffers 1 off from the high- ohmic state.
  • the microprocessor is made to provide the control block with data 18 thereabout by arranging new states in the con ⁇ trol register.
  • the hard- ware reset line 13 can be used as inhibit control 13 so that, when the three state buffers normally are automati ⁇ cally brought to high-impedance state when a plug-in unit is connected to a bus, this can be inhibited, if desired, by arranging a control for the bi-stable logic 3 and the disconnection means 5,6 in the inhibit control line 13, wherewith the disconnection of the clock signal and the output of the three state buffer are inhibited.
  • the figure shows no power supply unit, neither how to con- nect it to the circuits of the plug-in unit to supply the operating voltage.
  • this can be solved in that between the auxiliary voltage line, the line from the power supply unit and the plug-in unit, a switch is arranged, this being controlled by the power supply unit.
  • the control now acts so that the switch switches an auxiliary voltage on for the plug-in unit and the interface circuit for the time when the plug-in unit is being connected to the bus, and when the plug-in unit is taken into use, the micro ⁇ processor controlling said plug-in unit excites the power supply unit, which after being started sets the switch to a second position, whereby the plug-in unit and the interface circuit are provided with the operating voltage from the power supply unit, not from the auxiliary voltage line. Data from the power supply unit concerning the excitation thereof is simultaneously given to the hardware reset line 13 in the interface circuit.
  • electrical units such as plug-in units
  • the invention is particularly well suited for such data transfer apparatus, in the buses whereof the time-divided signals are processed and transferred.

Abstract

The present invention relates to an interface circuit for connecting an electrical unit disturbance-free to an electrical bus in which time-divided synchronous bus signals pass between several electrical units. At the ouput thereof, the interface circuit comprises a three state buffer (1) connectable to the bus with each signal conductor, said buffer being provided with a control input (10) for bringing it to high-impedance state in order to connect the electrical unit to the bus and disconnect therefrom. It also comprises a control block (2) to control the state of each three state buffer (1), and in which the output states (10) provided thereby have been programmed in advance, and which automatically sets the states of the three state buffers (1), and which is furthermore provided with an input (18) for programming it externally. In addition, means (5, 6) have been arranged in the interface circuit to disconnect the clock signal (15, 16) of the logical circuit, such as a controllable switch, this being also controlled with the logic (3) controlling the three state buffer (1). The clock signal (15, 16) is disconnected for minimizing the power consumption, whereby the auxiliary voltage required by the interface circuit will be small. The interface circuit has been integrated to the same microcircuit as the actual operating logic (7, 8) of the electrical unit.

Description

Disturbance-free connection to time-divided bus
The present invention relates to an interface circuit for connecting an electrical unit disturbance-free to an electrical bus, in which time-divided bus signals pass between several electrical units, said interface circuit comprising at the output thereof a three state buffer for each signal conductor to be connected to the bus of the electrical unit, said buffer being provided with a control input for bringing said buffer to a high-impedance state for connecting the electrical unit to the bus and for disconnecting it from the bus.
The data communications apparatus, such as data communi- cation means connected to telecommunications networks, fre¬ quently comprise a plurality of so-called plug-in units connected to the data communication bus in which data passes. Hereby, data is so transferred that the data to be transferred is supplied through a plug-in unit to a bus from which .another plug-in unit picks said data for trans¬ fer to a desired address. Thus, the plug-in units both supply data to the bus and pick data therefrom, as well as include logic for processing said data. In current digital data transfer networks, the time-division technique has more and more frequently been adopted, whereby time-divided synchronous signals are used. From the time-divided synchronous bus signals, the plug-in units pick given time intervals, and respectively, supply data of certain time intervals to the bus. In apparatus with large data transfer capacity the electrical plug-in units are ensured as re¬ gards their reliability, whereby a plug-in unit provided with an ensuring capacity has to be in connection with the bus in order to be switched on if another plug-in unit is damaged. When another plug-in unit is connected to the bus, or disconnected therefrom, the internal signals within the system become disturbed unless specific circuit designs are used. In the apparatus processing time-divided signals, also the signals of the other time intervals become dis¬ turbed when plug-in units processing certain time intervals are added therein or removed therefrom unless specific cir¬ cuit designs are used.
The plug-in units may in practice be circuit cards pro¬ vided with a different logic, said cards being connected to the bus with connectors, e.g. so that the plug-in unit is easy to attach and detach. In order to avoid disturbances at the moment of attaching and detaching, so-called length¬ ened pins have been in use in the plug-in unit for the power supply of the plug-in unit (i.e. operating voltage) and/or respectively, shorter, pins for signal conductors in order to have the operating voltages connected to the plug- in unit prior to the connection of the signal lines to the bus, respectively, for the signal conductors to be discon¬ nected from the bus prior to the removal of the operating voltages of the plug-in unit. The use of said design is, however, difficult because the plug-in units usually com- prise a great number of conductors, and it is necessary to make sure that for each conductor, a pin of correct length with connectors has been provided. Another alternative is to use separate, so-called interface circuits, which are commercially available. Said interface circuits are pos- itioned between the logic of the plug-in unit and the bus, and they comprise, inter alia buffers, such as three state buffers, which are brought to a high-impedance state until the plug-in unit has at the signal conductors thereof been connected to the bus, and it is brought off from the high- impedance state when the plug-in unit is taken into use. A drawback of said separate interface circuits is that they include circuits for a great number of different appli¬ cations, whereby, with a view to a given application, they contain unnecessary circuits, thus taking too much space. The plug-in units are moreover usually provided with a greater number of signal conductors than there are buffers in commercially available interface circuits, so that several interface circuits are required, these taking much space in the circuit card containing a plug-in unit, this card being made as small as possible so that the size of the data transfer means can be maintained small. Also, the interface circuits have to be brought externally at a right moment to their proper states in order to provide disturb¬ ance-free connection. Hence, disturbance-free connection may be uncertain.
The objective of the present invention is to implement disturbance-free connection to a time-divided bus to avoid the drawbacks mentioned above. This is possible with the aid of an integrated interface circuit comprising buffers and control circuits wherewith the automatic control of the logical states of the buffers and the minimisation of the auxiliary voltage required by the interface circuits have been implemented by disconnecting the clock signals of the logical circuits of the plug-in circuit automatically while being connected to the bus. In this manner, disturbance- free connection is ensured by means of a low power consump¬ tion, and thanks to the automatic control, the disturbance- free connection is well controlled and the disturbance of the signals can surely be avoided. In order to avoid said drawbacks, the interface circuit is moreover integrated to the same microcircuit as the actual operational logic of the plug-in unit.
The interface circuit according to the invention is char¬ acterized in that it comprises a control block to control the state of each three state buffer and in which the out¬ put states provided thereby have been preprogrammed, and which automatically sets the states of the three state buffers, and which is moreover provided with an input for programming it externally.
The interface circuit of the invention comprises a three state buffer connected to the bus of an electrical unit with each signal conductor, a logic controlling each three state buffer and setting every time in a predetermined state according to what has been programmed in advance in the memory of the control logic. The memory and hence, the control logic may also be brought separately to desired logical states. In addition, means, e.g. a controllable switch, have been arranged in the interface circuit for disconnecting the clock signal of the logical circuit, said switch being controlled also by means of the logic con- trolling the three state buffer.
When a plug-in unit is connected to a bus, it receives from an external supply line a low-level auxiliary voltage with which to operate. For such auxiliary voltage line, a lengthened pin can be provided in the circuit card so that the interface circuit will receive the auxiliary voltage before the connection of the plug-in unit to the bus, whereby the interface circuit is in controlled state at the moment of connection. The control logic brings the three state buffers to a high-ohmic state, whereby the bus will neither be loaded nor disturbed by the plug-in unit, said unit controlling the disconnection of the clock signal of the logical circuit for minimizing the power consumption, in which case even a very insignificant auxiliary voltage suffices for the interface circuit. When the plug-in unit is taken into use, the power supply unit thereof is ex¬ cited, and when sufficient operating voltage is provided by the power supply unit, the disconnection of the clock sig¬ nals to the logical circuits is removed, and a signal is transmitted to the control logic about the changed state, whereby it releases the three state buffers from the high- impedance state so that input data to the plug-in unit can be supplied from the logical circuits out to the bus, res¬ pectively, a signal can be received from the bus. Hereby, the buffers observe the logical states of the data to and from the bus. The invention is described below more in detail referring to the accompanying figure presenting the interface circuit according to the invention and the connections thereof to the bus and to the logical circuits of the plug-in unit.
In the circuit diagram shown in the figure, the interface circuit of the invention comprises a three state buffer 1 for each signal conductor S, a control block 2 ensuring controlled disturbance-free connection to the bus (not shown) , said block comprising a bi-stable logic 3 and a memory 4 setting the states of certain blocks in the in¬ terface circuit, preferably a transfer register 4 provided with the output states of the bi-stable logic 3 in the memory, and a disconnecting means 5,6 of a clock signal between at least one clock signal 15,16 and at least one logical circuit 7,8 of the plug-in unit. The logical cir¬ cuits 7,8 presented in the figure are not part of the in¬ terface circuit according to the invention, but part of the plug-in unit to which also the interface circuit is prefer- ably integrated.
When a plug-in unit is connected to a bus, it is provided with a small auxiliary voltage from an external supply line (not shown) , being needed by the interface circuit for the operations thereof, while the rest of the plug-in unit re¬ mains idle. For the auxiliary voltage line, a lengthened pin can be provided on the circuit card to provide the in¬ terface circuit with an auxiliary voltage prior to con¬ nection of the plug-in unit to the bus, whereby the inter- face circuit is in controlled state at the moment of con¬ nection. The control block 2 brings the three state buffers 1 into high-ohmic state, whereby the bus is neither loaded nor disturbed by the plug-in unit, said unit controlling the disconnection of the clock signals 15,16 of the logical circuits 7,8 in order to minimize the power consumption, so that even a very insignificant auxiliary voltage suffices for the interface circuit. The interface circuit is pro- vided with a register access line 18 connected to a micro¬ processor (not shown) controlling the plug-in unit, to bring the output states of the bi-stable logic 3 control¬ ling the three state buffers 1 into the memory of the con- trol register 4. When the plug-in unit is connected to the bus, the control register 4 brings the outputs 10 of the bi-stable logic 3 to the states in the control register memory automatically, so that the three state buffers are set into high-impedance state, and the signals passing in the bus are not therefore disturbed by the plug-in unit connected to said bus. The bi-stable logic 3 provides at the same time the controls 11,12 to the clock signal dis¬ connection means 5,6, such as controllable switches, in order to disconnect the clock signals 15,16 of the logical circuits 7,8. When the plug-in unit is taken into use, the power supply unit thereof (not shown) is excited and when the power supply unit provides sufficient operating vol¬ tage, disconnection of the clock signals 15,16 from the logical circuits 7,8 is removed, and a signal is provided to the control block 2 about the changed state, whereby it removes the three state buffers 1 from the high-impedance state, so that input data S into the plug-in unit can be supplied from the logical circuits 7,8 out to the bus, respectively, a signal S can be received from the bus. Hereby, the buffers observe the state of the data to and from the bus. The connection of the clock signals 15,16 to the logical circuits 7,8 is so accomplished that when the power supply unit has been started to a requisite operating voltage level, the data thereof enters the interface cir- cuit to a hardware reset line 13 wherefrom the control is brought either directly to the clock signal disconnection means 6 and to the bi-stable logic 2, or merely to the bi¬ stable logic 2. When the bi-stable logic 2 receives a hard¬ ware reset signal 13, it controls 11 the disconnection means 5 to connect the clock signal to the logical circuit 8, bringing 10 the three state buffers 1 off from the high- ohmic state. Instead of that the data about the starting of the power supply unit would enter the hardware reset-line 13, the microprocessor is made to provide the control block with data 18 thereabout by arranging new states in the con¬ trol register. In addition to what is said above, the hard- ware reset line 13 can be used as inhibit control 13 so that, when the three state buffers normally are automati¬ cally brought to high-impedance state when a plug-in unit is connected to a bus, this can be inhibited, if desired, by arranging a control for the bi-stable logic 3 and the disconnection means 5,6 in the inhibit control line 13, wherewith the disconnection of the clock signal and the output of the three state buffer are inhibited.
The figure shows no power supply unit, neither how to con- nect it to the circuits of the plug-in unit to supply the operating voltage. In practice, this can be solved in that between the auxiliary voltage line, the line from the power supply unit and the plug-in unit, a switch is arranged, this being controlled by the power supply unit. The control now acts so that the switch switches an auxiliary voltage on for the plug-in unit and the interface circuit for the time when the plug-in unit is being connected to the bus, and when the plug-in unit is taken into use, the micro¬ processor controlling said plug-in unit excites the power supply unit, which after being started sets the switch to a second position, whereby the plug-in unit and the interface circuit are provided with the operating voltage from the power supply unit, not from the auxiliary voltage line. Data from the power supply unit concerning the excitation thereof is simultaneously given to the hardware reset line 13 in the interface circuit.
With the aid of the present invention, electrical units, such as plug-in units, can be connected to a bus and dis- connected from the bus disturbance-free. The invention is particularly well suited for such data transfer apparatus, in the buses whereof the time-divided signals are processed and transferred.

Claims

Claims
1. An interface circuit for connecting an electrical unit disturbance-free to an electrical bus in which time-divided bus signals pass between a plurality of electrical units, said interface comprising at the output a three state buffer (1) for each signal conductor to be connected to the bus of the electrical unit, said buffer being provided with a control input (10) for bringing it to high-impedance state in order to connect the electrical unit to the bus and disconnect therefrom, characterized in that it com¬ prises a control block (2) controlling the state of each three state buffer (1) , and, in which the output states (10) provided thereby have been preprogrammed, and which is also provided with an input (18) for controlling said interface circuit externally.
2. Interface circuit according to claim 1, characterized in that it is provided with means (5,6) for disconnecting the clock signals (15,16) of the electrical unit, said disconnection means (5,6) being controlled by the control block (2) controlling the three state buffers.
3. Interface circuit according to claim 1 or 2, characterized in that the control block (2) comprises a control block (3) setting in predetermined states and a programmable memory means (4) wherein the output states of the control logic (3) have been stored in advance.
4. Interface circuit according to claim 1, characterized in that it is provided with an inhibit control (13) to in¬ hibit the disconnection of the automatic control (2).
5. Interface circuit according to claim 3, characterized in that the control logic (3) comprises a bi-stable logic (3) .
6. Interface circuit according to claim 3, characterized in that the memory means (4) comprises a control register (4).
7. Interface circuit according to claim 1, characterized in that the electrical unit comprises a central processor to control the control block (2) of the interface circuit.
8. Interface circuit according to claim 4, characterized in that an inhibit control has been connected to the con¬ trol logic (3) .
9. Interface circuit according to claim 4 or 8, charac¬ terized in that the inhibit control has been connected to the disconnection means (6) of the clock signal.
10. Interface circuit according to any one of the preced¬ ing claims, characterized in that it has been integrated to the same microcircuit as the actual operating logic (7,8) of the electrical unit.
PCT/FI1993/000557 1992-12-29 1993-12-28 Disturbance-free connection to time-divided bus WO1994015298A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
GB9511800A GB2288894B (en) 1992-12-29 1993-12-28 Disturbance-free connection to time-divided bus
AU58163/94A AU5816394A (en) 1992-12-29 1993-12-28 Disturbance-free connection to time-divided bus
DE4396777T DE4396777T1 (en) 1992-12-29 1993-12-28 Interference-free connection to a time-multiplexed bus
SE9502180A SE515782C2 (en) 1992-12-29 1995-06-15 Interference-free connection to a time-multiplex bus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI925921 1992-12-29
FI925921A FI92449C (en) 1992-12-29 1992-12-29 Uninterrupted connection to the time division bus

Publications (1)

Publication Number Publication Date
WO1994015298A1 true WO1994015298A1 (en) 1994-07-07

Family

ID=8536476

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FI1993/000557 WO1994015298A1 (en) 1992-12-29 1993-12-28 Disturbance-free connection to time-divided bus

Country Status (6)

Country Link
AU (1) AU5816394A (en)
DE (1) DE4396777T1 (en)
FI (1) FI92449C (en)
GB (1) GB2288894B (en)
SE (1) SE515782C2 (en)
WO (1) WO1994015298A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999011029A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Bus architecture of a cross-connect device
WO1999011027A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Common architecture for a cross-connecting processor
WO1999011026A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Three-state output in a part of a cross-connecting device
WO1999011028A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Method and apparatus for including control channels in a data stream
WO1999013618A2 (en) * 1997-08-26 1999-03-18 Nokia Networks Oy Automatic conditional cross-connection
US6081733A (en) * 1997-04-16 2000-06-27 Motorola, Inc. Communication control apparatus and method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4949334A (en) * 1989-04-21 1990-08-14 Alcatel Na, Inc. Protected information transfer system
US5157771A (en) * 1988-06-08 1992-10-20 Bull Hn Information Systems Inc. Apparatus for hot removal from/insertion to a connection bus of a non removable media magnetic recording unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5157771A (en) * 1988-06-08 1992-10-20 Bull Hn Information Systems Inc. Apparatus for hot removal from/insertion to a connection bus of a non removable media magnetic recording unit
US4949334A (en) * 1989-04-21 1990-08-14 Alcatel Na, Inc. Protected information transfer system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN, Vol. 14, No. 136, P-1021; & JP,A,2 002 415 (SEIKO EPSON CORP), 8 January 1990. *
PATENT ABSTRACTS OF JAPAN, Vol. 17, No. 280, P-1547; & JP,A,5 012 198 (NEC CORP), 22 January 1993. *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081733A (en) * 1997-04-16 2000-06-27 Motorola, Inc. Communication control apparatus and method
WO1999011029A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Bus architecture of a cross-connect device
WO1999011027A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Common architecture for a cross-connecting processor
WO1999011026A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Three-state output in a part of a cross-connecting device
WO1999011028A2 (en) * 1997-08-26 1999-03-04 Nokia Networks Oy Method and apparatus for including control channels in a data stream
WO1999013618A2 (en) * 1997-08-26 1999-03-18 Nokia Networks Oy Automatic conditional cross-connection
WO1999011027A3 (en) * 1997-08-26 1999-05-20 Nokia Telecommunications Oy Common architecture for a cross-connecting processor
WO1999011026A3 (en) * 1997-08-26 1999-05-20 Nokia Telecommunications Oy Three-state output in a part of a cross-connecting device
WO1999011028A3 (en) * 1997-08-26 1999-05-20 Nokia Telecommunications Oy Method and apparatus for including control channels in a data stream
WO1999011029A3 (en) * 1997-08-26 1999-05-20 Nokia Telecommunications Oy Bus architecture of a cross-connect device
WO1999013618A3 (en) * 1997-08-26 1999-06-03 Nokia Telecommunications Oy Automatic conditional cross-connection

Also Published As

Publication number Publication date
GB9511800D0 (en) 1995-08-23
GB2288894B (en) 1996-10-09
SE9502180D0 (en) 1995-06-15
FI92449C (en) 1994-11-10
SE9502180L (en) 1995-06-15
FI92449B (en) 1994-07-29
AU5816394A (en) 1994-07-19
DE4396777T1 (en) 1995-12-07
FI925921A0 (en) 1992-12-29
SE515782C2 (en) 2001-10-08
GB2288894A (en) 1995-11-01

Similar Documents

Publication Publication Date Title
US4691296A (en) Method and apparatus for exchanging multiple data bytes with an I/O module in a single scan.
US4835737A (en) Method and apparatus for controlled removal and insertion of circuit modules
EP0262429B1 (en) Data processor having a high speed data transfer function
GB1579042A (en) Load controlling means
US5381529A (en) Shift register with dual clock inputs for receiving and sending information between I/O channels and host based on external and internal clock inputs respectively
US6189058B1 (en) Crossbar connect switch mechanism for hot plugability
EP0994601B1 (en) Communications apparatus with light emitting elements
WO1994015298A1 (en) Disturbance-free connection to time-divided bus
EA001174B1 (en) Pull out electrical equipment
US5831346A (en) Method and apparatus for control of power supply coupling on computer backplane
EP0677225B1 (en) System for providing voltage in a voltage line common to a plurality of electrical units
CN111142435B (en) Output control method based on relay protection output circuit
US6148076A (en) Method and an arrangement for controlling the operating mode of a subscriber line interface circuit
US4910509A (en) Bus expander for digital TV receiver
JPH05233110A (en) Hot-line insertion/extraction system
JPH08256191A (en) Data processor
JP2847957B2 (en) Extension system
RU2260835C2 (en) Extensible automatic system
JP2980454B2 (en) State protection method
JP3507552B2 (en) Network synchronous clock selection circuit for private branch exchange.
GB2296159A (en) A communication switch
US8368250B1 (en) Systems and methods for swapping span power modules in telecommunication networks
JPS63208109A (en) Electronic circuit board
KR960012308B1 (en) Control circuit for telecommunication system
JPH10308262A (en) Control circuit device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AT AU BB BG BR BY CA CH CZ DE DK ES FI GB HU JP KP KR KZ LK LU LV MG MN MW NL NO NZ PL PT RO RU SD SE SK UA US UZ VN

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 95021804

Country of ref document: SE

WWP Wipo information: published in national office

Ref document number: 95021804

Country of ref document: SE

RET De translation (de og part 6b)

Ref document number: 4396777

Country of ref document: DE

Date of ref document: 19951207

WWE Wipo information: entry into national phase

Ref document number: 4396777

Country of ref document: DE

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA