WO1986002514A1 - Commutateur d'effets speciaux audio-video - Google Patents

Commutateur d'effets speciaux audio-video Download PDF

Info

Publication number
WO1986002514A1
WO1986002514A1 PCT/US1984/001660 US8401660W WO8602514A1 WO 1986002514 A1 WO1986002514 A1 WO 1986002514A1 US 8401660 W US8401660 W US 8401660W WO 8602514 A1 WO8602514 A1 WO 8602514A1
Authority
WO
WIPO (PCT)
Prior art keywords
video
camera
signals
director
remote
Prior art date
Application number
PCT/US1984/001660
Other languages
English (en)
Inventor
Juan De La Cierva, Sr.
Juan De La Cierva, Jr.
Original Assignee
Scitech, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Scitech, Inc. filed Critical Scitech, Inc.
Priority to EP19840904029 priority Critical patent/EP0197926A1/fr
Priority to PCT/US1984/001660 priority patent/WO1986002514A1/fr
Publication of WO1986002514A1 publication Critical patent/WO1986002514A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment
    • H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/2621—Cameras specially adapted for the electronic generation of special effects during image pickup, e.g. digital cameras, camcorders, video cameras having integrated special effects capability
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H04N5/067—Arrangements or circuits at the transmitter end
    • H04N5/073—Arrangements or circuits at the transmitter end for mutually locking plural sources of synchronising signals, e.g. studios or relay stations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment
    • H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/265—Mixing

Definitions

  • the present invention relates to video and audio devices capable of manipulating, modifying and monitoring video signals generated by interfaced video and audio sources.
  • Figure 1A is a pole-zero diagram of the filter phase lock loop circuitry 520
  • Figure 2 is a diagram of the junction box 40 of Figure 1.
  • Figure 3 is a timing chart of the main signals.
  • Figure 4 and 4A is a block diagram of the genlock circuit.
  • Figure 5 and 5A is a block dia'gram of the switcher circuit.
  • Figure 6 is a schematic dia rram of one of the removable plug-in modules having the vertical wipe special effect circuitry.
  • Figure 6A is a block diagram representation of the schematic of Figure 6.
  • Figure 6B is a representation of the linear transfer function for timer 555 in the removable module.
  • the present invention is referred generally by numeral 10, and it includes main unit 20 having removable module 30, junction box 40 and auxiliary viewfinder 50.
  • the invention is connected through junction box 40 to director camera 60 and video tape recorder (VTR) 70 and it is also connected directly to remote camera 80.
  • VTR video tape recorder
  • the user or users will be able to accurately monitor the video and audio signals, hereinafter referred to as signals, from cameras 60 and 80 and manipulate these signals to produce the desired special effects.
  • signals hereinafter referred to as signals
  • junction box 40 has relay 45 (double pole, double throw) and resistor 46.
  • Box 40 has three sets of input and/or output ports: one that is connected through a multiple wire cable to VTR 70, another set of ports connected to director camera 60 and the third one connected to main unit 20.
  • the function of box 40, when relay 45 is activated at main unit 30, is to interrupt the connections between director camera 60 and VTR 70 and detour these connections to main unit 20, for processing and manipulation, before going back to VTR 70 through junction box 40.
  • the processing and manipulation may or may not include the signal from remote camera 80.
  • Main unit 20 is represented, in block diagram form, in Figures 4, 4A and 5, 5A, which correspond to the genlock circuitry and switching circuitry, respectively.
  • the genlock circuitry is an improved version of the genlock circuit described and claimed in a previous patent application, now pending by one of the inventors herein (S/N 365,786, April 5, 1982).
  • Figure 4 is to synchronize the horizoital, vertical and color sub-carrier sync signals of the director and remote cameras 60 and 80. Refer to Figure 3.
  • remote camera 80 drives director camera 60.
  • Genlock circuitry is an improved version of the genlock circuit described and claimed in a previous patent application, now pending by one of the inventors herein (S/N 365,786, April 5, 1982).
  • Figure 4 is to synchronize the horizoital, vertical and color sub-carrier sync signals of the director and remote cameras 60 and 80. Refer to Figure 3.
  • Figure 4 comprises in general block terms, five sub-circuitries, namely, (a) remote sync separator; (b) director sync separator; (c) verical lock circuitry; (d) horizontal lock detector and (e) color subcarrier and horizontal lock circuitry.
  • the standard video signal from remote camera 80 is connected to remote sync separator 100, as shown in Figure 4, through input socket 110 seeing an input impedance of either 75 ohms if switch 112 is closed or greater than 5000 ohms if open.
  • Remote sync separator 100 extracts four sync signals, i.e., RVD (remote vertical drive), RHW (inverted remote horizontal wide), RHN (inverted remote horizontal narrow) and RSC (remote subcarrier). See timing chart in Figure 3.
  • RVD remote vertical drive
  • RHW inverted remote horizontal wide
  • RHN inverted remote horizontal narrow
  • RSC remote subcarrier
  • Director sync separator sub-circuitry 200 is similar to remote sync separator sub-circuitry 100, with the exception of the input impedance which is always 75 ohms and the added circuit for width control for the director horizontal narrow (DHN) signal which is represented by block 250 within director sync separator 200.
  • the input impedance which is always 75 ohms
  • the added circuit for width control for the director horizontal narrow (DHN) signal which is represented by block 250 within director sync separator 200.
  • Verical lock subcircuitry 300 includes field separator 310, vertical pulse former 320, vertical lock gate 330, vertical lock monostable multivibrator 340, vertical lock enable gate 350, vertical lock LED gate 360 and LED 370.
  • Field separator 310 is implemented, in the preferred embodiment, with 4013
  • One of the D Flip Flops receives its Date input from the inverted remote horizontal wide (RHW) output of remote sync separator 100 and its Clock input from the reote vertical drive (RVD) output of separator 100.
  • the other D Flip Flop receives its Data input from the inverted director horizontal wide (DHW) output of director sync separator 200 and its Clock input from director vertical drive (DVD) output from separator 200.
  • Outputs Q1 and Q2 provide inverted director field (DF) and remote field (RF) signals to the inputs of vertical pulse former 320, which is implemented with a 558 quad-timer - integrated circuit.
  • Former 320 producers inverted director field pulse (DFP) and inverted remote field pulse (RFP) signals.
  • DF and RF signals denote the odd and even fields, and obviously, the beginning and end of each field.
  • the resulting DFP and RFP come from the processed DF and RF signals after being delayed 60 micro-seconds (slightly less than one line) and being formed as shown in Figure 3D.
  • the output of vertical lock gate 330 produces pulse P., which is the inverse of the signal shown in Figure 3D, at the input of multivibrator 340.
  • the inverted output (QB) of multivibrator 340 is high when P is high which is when DFP and RFP are not in phase and, consequently, there is no genlock and LED
  • Multivibrator 340 is implemented with one half of a dual retriggerable monostable multrivibrator integrated circuit such as a 4528.
  • DFP and RFP are in phase (genlock mode)
  • QB goes low with the falling edge of P, and consequently, LED 370 turns on.
  • the horizontal lock detector sub-circuitry 400 includes horizontal lock gate 410, monostable multivibrator 420 and LED gate 430.
  • the RHN signal from remote sync separator 100 is fed to one input of gate 410 and, similarly, the other input of gate 410 is connected to the DHN output of separator 200.
  • RHN is always 300 nanoseconds wide while DHN is 300 nanoseconds wide.
  • Output QA of multivibrator 420 is connected to the width control circuit of sync separator 200 causing the pulse width of DHN to change from 100 to 300 nanoseconds when horizontal lock is established.
  • Color subcarrier and horizontal lock sub-carrier 500 includes lock switch 510 and phase lock loop integrated circuit 520 with suitable supply voltage sources.
  • the outputs RSC (remote sub-carrier) and DSC (director sub-carrier) are connected to lock switch 510, which is implemented with a quad-pull double throw switch 510 is used as a double pole, double throw switch with the poles in tandem.
  • the poles, pins 13 and 3 are connected to the inputs of phase lock loop integrated circuit 520 which is implemented with a 564 integrated circuit.
  • Three of the four switch terminations of lock switch 510 are connected to DSC output of separator 200. The other switch termination is connected to the RSC output of separator 100.
  • the control input of lock switch 510 is connected to the output QA of horizontal lock monostable multivibrator 420.
  • both poles of switch 510 are connected to DSC.
  • one of the poles is connected to the DSC and the other one is connected to RSC. Therefore, when in horizontal lock.
  • the phase lock loop IC 520 insures correct phase lock for the color subcarrier and for the horizontal sync of director camera 60 to remote camera 80.
  • the output of IC 520 is a 14.31818 Megahertz signal that is used to replace the internal oscillator signal of director camera 60.
  • L is the inductance of crystal X and C is the series capacitance equivalent of: (a) the sum of C 2 plus C 3 and (b) C x which is the capacitance of the crystal.
  • the time constant free running frequency circuit used is the one represented in Figure 4, between pins 12 and 13 of phase lock loop IC 520.
  • the switching circuit is generally referred to by nemeral 1000 and it basically has two sub-circuits, namely, the audio and the video which are only interconnected through control signals
  • the function of the audio sub-circuit is to conventionally mix and/or select the audio signals from the director and remote cameras 60 and
  • the audio sub-circuit is implemented through the use of operational amplifier A of IC7 referred to with numeral 1100 and analog switch "Y" 1150 in IC6, thereby providing the audio output to VTR 70.
  • the inputs to the video sub-circuit are represented by inputs "D" and "R” which both are connected to special effect switch 1200 and to dissolve amplifier network 1300.
  • the video outputs from switch 1200 and network 1300 are then fed to video mode switch 1400 which in turn drives the video output amplifier 1500 which finally sends the signal to VTR 70.
  • Special effect switch 1200 is implemented with one section (B) of IC 5 which has 3 independent single pole double throw analog switches, i.e., 4053.
  • the switching is controlled by input "Z” which is tailored to the special effect pattern desired and the generation of the control signal "Z" will be described below.
  • the output of switch 1200 is then fed to another section (A) of IC5, in particular, video mode switch 1400.
  • Dissolve amplifier network 1300 is conventional video mixer with the director and remote video signals as inputs and signals CVDD (Control Voltage Dissolve Director) and CVDR (Control Voltage Dissolve Remote), as control signals.
  • the output is fed to video mode switch 1400 similarly to the output of the timed special effect switch 1200. Only one of the two outputs will be selected by video mode switch 1400 to be passed through to video amplifier 1500, as controlled by control "W".
  • Auxiliary video select switch 1600 is used to route either the remote video signal or the special effect (S.E.) signal to auxiliary viewfinder 50 on director camera 60, through buffer 1650.
  • the control signals may be classified as control signals for dissolve amplifier 1300 and control signals for special effects switch 1200. The result of the interaction of these control signals is to produce control signals "Z", "CVDD” and "CVDR", which will determine how the two (director and/or remote) signals are ultimately fed to VTR 70.
  • Signal “CVDD” is the inverse of "CVDR”.
  • Signal “CVDD” is the same as signal “CV” at the input of dissolve buffer and inverter 1700 which is implemented with two sections (C and D) of IC7 which is a quad operational amplifier, i.e., LM-324.
  • the "CV" signal is originated at effect control circuitry 1800, in Figure 5, which sends three signals H (high), C (center) and L (low) to video select switch 1900 so that only one of these will be processed through buffer 2000 depending on the state of inputs A and B to video select switch 1900 which is implemented with IC6 which a double pole quadruple throw switch, i.e., 4052.
  • control signals are coded signals identifying which video is selected by the user on output select buttons 2100.
  • the vertical interval switch circuitry 2200 is provided so that the new mode selected by the user is gated through to switch 1900 only when a remote vertical sync pulse (RVS) is present.
  • RVS remote vertical sync pulse
  • Control signal "Z" for special effects switch 1200 will cause remote signal “R” to be switched through to video out to VTR if "Z" is high. "Z" is high if any one of the following four conditions occur:
  • Horizontal blanking is high.
  • HB. is generated by blanking generator 2300 which is quad timer IC, i.e., 558.
  • HB is generated when "RHN" indicates the presence of a horizontal sync pulse.
  • RHN indicates the presence of a horizontal sync pulse.
  • the purpose of generating a "Z" signal when a horizontal sync pulse is present is to force the video out to be connected to remote video, and this is necessary to maintain a constant synchronization reference signal.
  • VH Vertical blanking horizontal
  • VB vertical blank
  • VETH Vertical external timing horizontal
  • VETH vertical external timing
  • HAT Horizontal external timing
  • an adjustable conventional current generator 31 is used to charge capacitor C4 and a discharge circuit 32, which modeled with an equivalent in Figure 6A and enclosed with broken lines in Figure 6 has replaced the conventional RC circuit recommended by the manufacturer of the 555 timer.
  • the object being to convert voltage into time linearly, and also to define the straight line produced in a voltage/time cartesian.
  • the slope of the linear transfer function is determined by the current produced by adjustable constant current source 31 that linearly charges capacitor C4 and the minimum voltage at minimum time (3.5 volts at 2 micro-seconds in the preferred embodiment) provides the required point to define the aforementioned transfer function and is controlled by adjustable constant voltage source 33 as shown in Figures 6A and 6B.
  • adjustable constant voltage source 33 By changing the slope, in both, magnitude and sign, different effects may be obtained.
  • the one shown in Figure 6 corresponds, to a vertical wipe pattern so that the top half of the video output will correspond to either the director or the remote video signal and the bottom half corresponds to the other.
  • the automatic genlock circuitry which reads subcarrier and sync signals from the remote camera and then locks the local camera into matching phase and timing.
  • the genlock circuitry matches the local camera to the remote camera's subcarrier. Then, the genlock circuitry introduces controlled drift into the local camera's horizontal sync timing until the pulses from the two cameras are matched. After locking the horizontal sync, the genlock circuitry repeats the process with vertical sync, introducing drift in the local camera, one line at a time, until vertical coincidence is achieved.
  • the present invention does not require all the comlex interconnecting interface circuits usually necessary to interface industrial and broadcast gear.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Circuits (AREA)

Abstract

Appareil mélangeur de signaux vidéo et audio produits par au moins une caméra éloignée (80) et une caméra de réalisateur (60) comprenant une unité principale (20) possédant des circuits "genlock" (100, 200, 300, 400 et 500) de synchronisation des signaux vidéo des caméras éloignée et de réalisateur, et des circuits commutateurs (1000) permettant de combiner ces signaux par l'utilisation de cartouches amovibles (30) d'effets spéciaux ou de sous-ensembles (1150, 1900) qui sont pré-programmés pour obtenir des séquences prédéterminées de commutation vidéo. Les circuits "genlock" de synchronisation des signaux vidéo séparent les signaux de synchronisation produits par les caméras éloignée et de réalisateur, verrouille la sous-porteuse verticale, horizontale et couleur sur la caméra de réalisateur (60) à partir de la caméra éloignée (80). L'appareil est relié par l'intermédiaire d'une boîte de connexion (40) à la caméra de réalisateur (60) et au magnétoscope (70) et directement à la caméra éloignée (80).
PCT/US1984/001660 1984-10-15 1984-10-15 Commutateur d'effets speciaux audio-video WO1986002514A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP19840904029 EP0197926A1 (fr) 1984-10-15 1984-10-15 Commutateur d'effets speciaux audio-video
PCT/US1984/001660 WO1986002514A1 (fr) 1984-10-15 1984-10-15 Commutateur d'effets speciaux audio-video

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1984/001660 WO1986002514A1 (fr) 1984-10-15 1984-10-15 Commutateur d'effets speciaux audio-video

Publications (1)

Publication Number Publication Date
WO1986002514A1 true WO1986002514A1 (fr) 1986-04-24

Family

ID=22182302

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1984/001660 WO1986002514A1 (fr) 1984-10-15 1984-10-15 Commutateur d'effets speciaux audio-video

Country Status (2)

Country Link
EP (1) EP0197926A1 (fr)
WO (1) WO1986002514A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1841214B1 (fr) * 2006-03-29 2015-12-23 GVBB Holdings S.A.R.L Appareil et procédé de combinaison d'un signal vidéo

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355332A (en) * 1978-07-31 1982-10-19 Convergence Corporation Video tape editing control system
US4393394A (en) * 1981-08-17 1983-07-12 Mccoy Reginald F H Television image positioning and combining system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355332A (en) * 1978-07-31 1982-10-19 Convergence Corporation Video tape editing control system
US4393394A (en) * 1981-08-17 1983-07-12 Mccoy Reginald F H Television image positioning and combining system

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Film Makers Newsletter, published July 1977, CURT ROSEMAN, Videotape- the Adwar Hip Switcher. see pages 50-52 *
Television, Vol. 26, No. 6, published April 1976, E.A. PARR, Video Effects Generator - Part 1, see pages 294-297 *
Television, Vol. 26, No. 6, published May 1976, E.A. PARR, Video Effects Generator - Part 2, see pages 358-362 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1841214B1 (fr) * 2006-03-29 2015-12-23 GVBB Holdings S.A.R.L Appareil et procédé de combinaison d'un signal vidéo

Also Published As

Publication number Publication date
EP0197926A1 (fr) 1986-10-22

Similar Documents

Publication Publication Date Title
US4577229A (en) Special effects video switching device
US4214261A (en) Synchronizing apparatus for remote television apparatus
EP0078045B1 (fr) Circuit pour la production de signaux de synchronisation pour une caméra de télévision en couleur du type à l'état solide
US4117511A (en) Universal television interface and sync generator therefor
US4562457A (en) Sync generator, video processor
WO1986002514A1 (fr) Commutateur d'effets speciaux audio-video
US4166250A (en) Synchronizing signal processing circuit
JPH051943B2 (fr)
US3413414A (en) Television frame synchronizing apparatus
US5534939A (en) Digital video clock generation system
KR910006315Y1 (ko) 모니터의 화면 분할회로
JPH0318182A (ja) ビデオデジタイズ装置
KR200321225Y1 (ko) 카메라의 동기 제어 장치
DE3909086A1 (de) Schaltungsanordnung zur fernsehablenkung
JPH0659091B2 (ja) 同期信号発生回路
KR890000842B1 (ko) 자화면의 위치 설정 회로
GB1583421A (en) Secam television receiver
JPH0810988Y2 (ja) 同期合わせ装置
JP3003129B2 (ja) カメラシステム
JPH0193266A (ja) 複合同期信号分離装置
JPH0752843B2 (ja) Ｐｌｌ回路
JPS61261973A (ja) フレーム同期パターン分離回路
KR900001528Y1 (ko) 멀티 수평/수직 동기신호의 단일화 회로
KR900003277Y1 (ko) V-록크 펄스 자동제어회로
SU1288937A1 (ru) Устройство дл отображени объектов

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU JP KP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB LU NL SE