UST940020I4 - Automatic circuit generation process and apparatus - Google Patents
Automatic circuit generation process and apparatus Download PDFInfo
- Publication number
- UST940020I4 UST940020I4 US46177474A UST940020I4 US T940020 I4 UST940020 I4 US T940020I4 US 46177474 A US46177474 A US 46177474A US T940020 I4 UST940020 I4 US T940020I4
- Authority
- US
- United States
- Prior art keywords
- data
- semiconductor wafer
- logic circuit
- embodied
- designer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Definitions
- STORAGE J5 msmonm. was 3 i DNA I lleuwll Apparatus and method for automatically generating a topology for a logic circuit to he embodied in a semiconductor wafer.
- Fixed data, designer origioatcd data an control data are generated as an input to a computer.
- the fixed data provides electrical, and topological qualities of each logical elcmcnt in the logic circuit to be omborlicd in the semiconductor Wafer.
- the designer originaled data provides location in an ordered grid layout. "he control data c cscrilacs (l) combinations of logical elements in the logic circuit by type of combination, start and end in the grid array descriptive of tho semiconductor wafer and (2) electrically common combinations.
- a program employs Lhc fixed, designer originated and control data to generaie coordinate data for each logical element in the grid array as an input to a graphical processor which translates the coordinates into a topological pattern dcscrictivc of the logic circuit to be embodied in the semiconductor Wafer.
- RAIL 6 I05 RAIL 5 START Y COORD.
- RAIL WIDTH 79 (GRID UNITS) (GRIDUNITS)
- RAIL 4 I 7 8 5 2 29 I2 3 3 3 41 I2 2 RAIL 3 41 4 62 I2 RAIL 2 5 79 I2 29 6 I05 8 I5 7
- RAIL I H658 x (GRID UNITS) x x XGX d a y IDE PENING METALLIZATION F ox 0
- a '-DIFFUSION I I i CHANNEL I I LENGTH I VADIFFUSION CHANNEL WIDTH FIG.6C
Abstract
APPARATUS AND METHOD FOR AUTOMATICALLY GENERATING A TOPOLOGY FOR A LOGIC CIRCUIT TO BE EMBODIED IN A SEMICONDUCTOR WAFER. FIXED DATA, DESIGNER ORGINATED DATA AND CONTROL DATA ARE GENERATED AS AN INPUT TO A COMPUTER. THE FIXED DATA PROVIDES ELECTRICAL, AND TOPOLOGICAL QUALITIES OF EACH LOGICAL ELEMENT IN THE LOGIC CIRCUIT TO BE EMBODIED IN THE SEMICONDUCTOR WAFER. THE DESIGNER ORIGINATED DATA PROVIDES LOCATION IN AN ORDERED GRID LAYOUT. THE CONTROL DATA DESCRIBES (1) COMBINATIONS OF LOGICAL ELEMENTS IN THE LOGIC CIRCUIT BY TYPE OF COMBINATION, START AND END IN THE GRID ARRAY DESCRIPTIVE OF THE SEMICONDUCTOR WAFER AND (2) ELECTRICALLY COMMON COMBINATIONS. A PROGRAM EMPLOYS THE FIXED, DESIGNER ORIGINATED AND CONTROL DATA TO GENERATE COORDINATE DATA FOR EACH LOGICAL ELEMENT IN THE GRID ARRAY AS AN INPUT TO A GRAPHICAL PROCESSOR WHICH TRANSLATES THE COORDINATES INTO A TOPOLOGICAL PATTERN DESCRIPTIVE OF THE LOGIC CIRCUIT TO BE EMBODIED IN THE SEMICONDUCTOR WAFER.
Description
Ulhfl l or UNIETED STATES li- T AND TRADEEKARL @FFIQE Published at the request of the applicanc or owner in accordance with the Notice of Dec. 16, 1869, 869 0.6 687. The abstracts of Defensive Publication applications are iclenilfiecl by all inctly numbered series and are arranged chronolo; cally. The heacllng of each abstract indicates the number of I lclucling claims anrl sheets of drawings coneeined in the application as originally filed. 'lh files of these a to the public for inspection and reproduckion may be purchased for 30 cents a sheet.
Defensive Publication applications have not been examiner to the merits of alleged invention. The Parent and Trademark Oifice makes no assertion as to the novelty of the disclosed subject matter.
PUBLISH D NGVEMBER 4-, 1975 9&0 ll
Film n5 11m" STORAGE J5 msmonm. was 3 i DNA I lleuwll Apparatus and method for automatically generating a topology for a logic circuit to he embodied in a semiconductor wafer. Fixed data, designer origioatcd data an control data are generated as an input to a computer. The fixed data provides electrical, and topological qualities of each logical elcmcnt in the logic circuit to be omborlicd in the semiconductor Wafer. The designer originaled data provides location in an ordered grid layout. "he control data c cscrilacs (l) combinations of logical elements in the logic circuit by type of combination, start and end in the grid array descriptive of tho semiconductor wafer and (2) electrically common combinations. A program employs Lhc fixed, designer originated and control data to generaie coordinate data for each logical element in the grid array as an input to a graphical processor which translates the coordinates into a topological pattern dcscrictivc of the logic circuit to be embodied in the semiconductor Wafer.
PROCESS AND APPARATUS Original Filed April 17, 1974 T I G. E. BRECHLING et a1. AUTOMATIC CIRCUIT GENERATION Sheet 1 of 10 FIGJ SEE FIG.I2 F
STORAGE MEANS GENERAL PURPOSE COMPUTER RAIIIIAI DATA FOR I 92 Mm FOPOLTIGTCTTL I DATA FOR LL AEJE E I FIG.3
INSTRUCTIONS I J TABLE 111 RAILS WLR SEGMENTTSI 11 TABLE 05v. LOCATION x=1 CHANTC) -0 FIG 5 NOV. 4, 1975 G. E. BRECHLING et a1. T940,020
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 2 of 10 ABCDEFGHLJKLM I3 CHANNELS 2 3 4 5 6 STARTING ENDING No. OF FET'S GROUP START GROUP END RAIL No. RAIL No. 4 IN GROUP NET No. NET No.
I I I 2 3 I 2 0= SERIES I= PARALLEL 2=ALT. SERIES 3=DIFFUSION SUB-GROUP INPUTS |N3TR TALE 1 A,B,C i=1' 1 1 2 3 1 2 3 EF 3 I 5 e 2 3 4 4 H 4 0 3 e 2 2 4 5 1M 5 2 3 4 3 2 s 6 L 6 0 5 e 1 5 4 IJA FIG.7C
NOV. 4, 1975 G. E. BRECHLING et a1. T940,02O
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 3 0f 10 F|G.6A
RAIL 6 I05 RAIL 5 START Y COORD. RAIL WIDTH 79 (GRID UNITS) (GRIDUNITS) RAIL 4 I 7 8 5 2 29 I2 3 3 41 I2 2 RAIL 3 41 4 62 I2 RAIL 2 5 79 I2 29 6 I05 8 I5 7 RAIL I H658 x (GRID UNITS) x x XGX d a y IDE PENING METALLIZATION F ox 0 A '-DIFFUSION I I i CHANNEL I I LENGTH I VADIFFUSION CHANNEL WIDTH FIG.6C
X METAL DIFFUSION OVERLAP (4 GRID UNITS) X D|FFUSION /OXIDE OVERLAP (4 GRID UNITS) X 0XIDE /DIFFUSION OVERLAP I I GRID UNIT) X y DIFFUSION METAL DVERLAP I O GRID UNIT) I X DIFFUSION WIDTH (8 GRID UNITS) NOV. 4, 1975 G. E. BRECHLING et a1. T940,02O
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Origin Filed Apn'l 17, 1974 Sheet 5 Of 10 I00 IIs ENTER cIRcIIIT GEN. I'
INSTRUCTIONS YSTART IN TABLE II ACCESS wLRs FROM I02 I x= Xy CTR 118 DATA BASE STORED ACCESS TABLET FOR IN TABLET BEvIcE PARAMETERS ACCESS DEVICE FORM sTART SEGMENT 120 COORDINATES LOCATIONS FROM DATA CHECK INTERSECTION sToRE IN TABLET ORDER DEVICES BY 106 ASCENDING I; cooRBINATE SEPARATE BY Y COORDINATE ASSIGN sTART SEGMENT COORDINATES To NET TABLE 108 T I 0 f T ACCIiiSG: ITiArB1LE II 11O INTERPRET INSTRUGTIONI YZYH FORM END SEGMENT RAIL YES 152 ASSIGN END SEGMENT T0 NET TABLE NOV. 4, 1975 G. E. BRECHLING et a1. T940,020
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 6 of 10 YES ; 219 A TNTT. T (Y,X) FORM COORD. Y=START RAIL-1 VERTICAL DIFFUSION ExTENsToN 204 Y=Y+1 1 x cTR =x CTR+1 TABLE FOR DEVICE PARAMETERS T 206 FORM sTART ASSIGN LAST SEGMENT GENERATED T0 NET TABLE ASSIGN SOURCE sTART SEGMENT To NET TABLE 214 Y=Y+1 J F|G.|2B FORM END SEGMENT CHECK 1 NTERSECTION LAsT DEVICE TN NOV. 4, 1975 G. E. BRECHLING et a1. T940,02O
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 7 of 10 320 FORM DIFF. COORD.
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 8 of 10 ZZ mm II II II COO N =N +I ADDRESS END I 404 SEGMENTS IN X=X+I NEW NET TABLE ACCESS I (N ,N3,X)
FOR END SEGMENT FORM SINGLE QHAPE CONNECT T0 END SEGMENT x IF ANY I X=X+I ACCESS J I (NE ,N3 ,x)
ADDRESS START I 409 SEGMENTS IN FORM 1 SAME NET TABLE SINGLE SHAPE X=X+I 414 ACCESS I IN ,N ,XI FOR START 4T8 STORE STORE STORE X START SHAPE X START SHAPE X START SHAPE IN "UNDER SPAN" IN "OVER SPAN" IN IN SPAN TABLE TABLE TABLE NOV. 4, 1975 G. E. BRECHLING et a1. T940,02O
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 9 of 10 FIG. I2E
SHAPES T N OVERSPAN ACCESS HTCHEST ACCESS LOWEST 456 x COORO. SHAPE xCOORO. SHAPE CONNECT TO CONNECT TO FIRST END SHAPE LAST END SHAPE CHECK CHECK ACCESS NEXT ACCESS NEXT LOWEST HTCHEST START SHAPE START SHAPE A CONNECT CONNECT T0 HIGHER TO LOWER 440 START SHAPE, START SHAPE,
IF ANY IF ANY ACCESS IN SPAN SHAPES OBTAIN NON -NET 1 446 SEGMENT, COORDINATE STORE OUTPUT Nov. 4, 1975 G. E. BRECHLING et al. T940,020
AUTOMATIC CIRCUIT GENERATION PROCESS AND APPARATUS Original Filed April 17, 1974 Sheet 10 of 10 m. fi
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US46177474 UST940020I4 (en) | 1974-04-17 | 1974-04-17 | Automatic circuit generation process and apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US46177474 UST940020I4 (en) | 1974-04-17 | 1974-04-17 | Automatic circuit generation process and apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
UST940020I4 true UST940020I4 (en) | 1975-11-04 |
Family
ID=23833887
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US46177474 Pending UST940020I4 (en) | 1974-04-17 | 1974-04-17 | Automatic circuit generation process and apparatus |
Country Status (1)
Country | Link |
---|---|
US (1) | UST940020I4 (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4263651A (en) | 1979-05-21 | 1981-04-21 | International Business Machines Corporation | Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks |
US4377849A (en) | 1980-12-29 | 1983-03-22 | International Business Machines Corporation | Macro assembler process for automated circuit design |
US4593362A (en) | 1983-05-16 | 1986-06-03 | International Business Machines Corporation | Bay packing method and integrated circuit employing same |
US4593363A (en) | 1983-08-12 | 1986-06-03 | International Business Machines Corporation | Simultaneous placement and wiring for VLSI chips |
US4827427A (en) | 1987-03-05 | 1989-05-02 | Hyduke Stanley M | Instantaneous incremental compiler for producing logic circuit designs |
US5164908A (en) * | 1989-02-21 | 1992-11-17 | Nec Corporation | CAD system for generating a schematic diagram of identifier sets connected by signal bundle names |
US5278769A (en) * | 1991-04-12 | 1994-01-11 | Lsi Logic Corporation | Automatic logic model generation from schematic data base |
US5526517A (en) * | 1992-05-15 | 1996-06-11 | Lsi Logic Corporation | Concurrently operating design tools in an electronic computer aided design system |
US5526277A (en) * | 1990-04-06 | 1996-06-11 | Lsi Logic Corporation | ECAD system for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic descriptions thereof |
US5541849A (en) * | 1990-04-06 | 1996-07-30 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters |
US5544066A (en) * | 1990-04-06 | 1996-08-06 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level design constraints |
US5544067A (en) * | 1990-04-06 | 1996-08-06 | Lsi Logic Corporation | Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation |
US5553002A (en) * | 1990-04-06 | 1996-09-03 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface |
US5555201A (en) * | 1990-04-06 | 1996-09-10 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
US5557531A (en) * | 1990-04-06 | 1996-09-17 | Lsi Logic Corporation | Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation |
US5572436A (en) * | 1990-04-06 | 1996-11-05 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design |
US5572437A (en) * | 1990-04-06 | 1996-11-05 | Lsi Logic Corporation | Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models |
US5598344A (en) * | 1990-04-06 | 1997-01-28 | Lsi Logic Corporation | Method and system for creating, validating, and scaling structural description of electronic device |
US5623418A (en) * | 1990-04-06 | 1997-04-22 | Lsi Logic Corporation | System and method for creating and validating structural description of electronic system |
US5867399A (en) * | 1990-04-06 | 1999-02-02 | Lsi Logic Corporation | System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description |
US5870308A (en) * | 1990-04-06 | 1999-02-09 | Lsi Logic Corporation | Method and system for creating and validating low-level description of electronic design |
US6137546A (en) * | 1998-07-20 | 2000-10-24 | Sony Corporation | Auto program feature for a television receiver |
-
1974
- 1974-04-17 US US46177474 patent/UST940020I4/en active Pending
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4263651A (en) | 1979-05-21 | 1981-04-21 | International Business Machines Corporation | Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks |
US4377849A (en) | 1980-12-29 | 1983-03-22 | International Business Machines Corporation | Macro assembler process for automated circuit design |
US4593362A (en) | 1983-05-16 | 1986-06-03 | International Business Machines Corporation | Bay packing method and integrated circuit employing same |
US4593363A (en) | 1983-08-12 | 1986-06-03 | International Business Machines Corporation | Simultaneous placement and wiring for VLSI chips |
US4827427A (en) | 1987-03-05 | 1989-05-02 | Hyduke Stanley M | Instantaneous incremental compiler for producing logic circuit designs |
US5164908A (en) * | 1989-02-21 | 1992-11-17 | Nec Corporation | CAD system for generating a schematic diagram of identifier sets connected by signal bundle names |
US5867399A (en) * | 1990-04-06 | 1999-02-02 | Lsi Logic Corporation | System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description |
US5572437A (en) * | 1990-04-06 | 1996-11-05 | Lsi Logic Corporation | Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models |
US6470482B1 (en) | 1990-04-06 | 2002-10-22 | Lsi Logic Corporation | Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation |
US5526277A (en) * | 1990-04-06 | 1996-06-11 | Lsi Logic Corporation | ECAD system for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic descriptions thereof |
US5541849A (en) * | 1990-04-06 | 1996-07-30 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters |
US5544066A (en) * | 1990-04-06 | 1996-08-06 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level design constraints |
US5544067A (en) * | 1990-04-06 | 1996-08-06 | Lsi Logic Corporation | Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation |
US5553002A (en) * | 1990-04-06 | 1996-09-03 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface |
US5555201A (en) * | 1990-04-06 | 1996-09-10 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
US5557531A (en) * | 1990-04-06 | 1996-09-17 | Lsi Logic Corporation | Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation |
US5572436A (en) * | 1990-04-06 | 1996-11-05 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design |
US6324678B1 (en) | 1990-04-06 | 2001-11-27 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design |
US5598344A (en) * | 1990-04-06 | 1997-01-28 | Lsi Logic Corporation | Method and system for creating, validating, and scaling structural description of electronic device |
US5623418A (en) * | 1990-04-06 | 1997-04-22 | Lsi Logic Corporation | System and method for creating and validating structural description of electronic system |
US5801958A (en) * | 1990-04-06 | 1998-09-01 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
US6216252B1 (en) | 1990-04-06 | 2001-04-10 | Lsi Logic Corporation | Method and system for creating, validating, and scaling structural description of electronic device |
US5870308A (en) * | 1990-04-06 | 1999-02-09 | Lsi Logic Corporation | Method and system for creating and validating low-level description of electronic design |
US5933356A (en) * | 1990-04-06 | 1999-08-03 | Lsi Logic Corporation | Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models |
US5278769A (en) * | 1991-04-12 | 1994-01-11 | Lsi Logic Corporation | Automatic logic model generation from schematic data base |
US5463563A (en) * | 1991-04-12 | 1995-10-31 | Lsi Logic Corporation | Automatic logic model generation from schematic data base |
US5526517A (en) * | 1992-05-15 | 1996-06-11 | Lsi Logic Corporation | Concurrently operating design tools in an electronic computer aided design system |
US6137546A (en) * | 1998-07-20 | 2000-10-24 | Sony Corporation | Auto program feature for a television receiver |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
UST940020I4 (en) | Automatic circuit generation process and apparatus | |
US20170068767A1 (en) | Layout of standard cells for predetermined function in integrated circuits | |
US3603771A (en) | Input/output signal point assignment | |
US10762621B2 (en) | Semiconductor wafer measurement method and system | |
JP3986571B2 (en) | Yield prediction apparatus and method | |
CN109800534B (en) | FPGA (field programmable Gate array) design circuit diagram generation method and device, computer equipment and storage medium | |
CN103150430A (en) | Generating method for test chip layout | |
US5247456A (en) | Method and apparatus for forming layout pattern of semiconductor integrated circuit | |
CN108205601A (en) | The computing system and the method implemented by computer of integrated circuit, integrated design circuit | |
EP0197646B1 (en) | Cmos circuit design automation system | |
Sergey et al. | Simulated annealing based placement optimization for reconfigurable systems-on-chip | |
KR920007259A (en) | Semiconductor integrated circuit device, layout design method and layout design device | |
Tong et al. | Routing in a three-dimensional chip | |
CN108828382A (en) | Multi-chip integration test method | |
JPS6247148A (en) | Semiconductor integrated circuit device | |
KR930006726B1 (en) | Integrated circuit and power source trunk line layout method | |
Tuan et al. | River routing with a small number of jogs | |
Altman et al. | Automation of computer panel wiring | |
JP2703224B2 (en) | Function block automatic generation method for semiconductor integrated circuit device | |
JPS62226641A (en) | Layout of semiconductor logic integrated circuit device | |
Koller et al. | The siemens-avesta-system for computer-aided design of MOS-standard cell circuits | |
JPS62139342A (en) | Lsi design | |
Sarrafzadeh et al. | Wiring knock-knee layouts: a global approach | |
Volosencu | Actuators | |
Carothers et al. | A multilayer MCM autorouter based on the correct-by-design approach |