USRE51005E1 - Multi-chip package and memory system - Google Patents

Multi-chip package and memory system

Info

Publication number
USRE51005E1
USRE51005E1 US17/178,031 US202117178031A USRE51005E US RE51005 E1 USRE51005 E1 US RE51005E1 US 202117178031 A US202117178031 A US 202117178031A US RE51005 E USRE51005 E US RE51005E
Authority
US
United States
Prior art keywords
chip
memory
terminal
address
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US17/178,031
Inventor
Naoki Matsunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Kioxia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kioxia Corp filed Critical Kioxia Corp
Application granted granted Critical
Publication of USRE51005E1 publication Critical patent/USRE51005E1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/732—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Abstract

A multi-chip package includes a first group of memory chips that includes a first memory chip and a second memory chip, a second group of memory chips that includes at least one memory chip, a first internal wiring system that couples the first memory chip and the second memory chip to a first terminal configured to receive a chip-enable signal, a second internal wiring system that couples the at least one memory chip to a second terminal configured to receive the chip-enable signal. The first memory chip and the second memory chip each include a chip address memory region configured to store an address associated with the memory chip, and an address rewrite module configured to rewrite the address associated with the memory chip and stored in the chip address memory region in response to an external operation.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a reissue continuation of U.S. patent application Ser. No. 15/366,617, which is an application for reissue of U.S. Pat. No. 9,355,685, now RE48449, which was based on U.S. patent application Ser. No. 14/590,626, filed on Jan. 6, 2015, which is a continuation of U.S. patent application Ser. No. 13/773,305, filed Feb. 21, 2013, now U.S. Pat. No. 8,929,117, granted on Jan. 6, 2015, which is based upon and claims the benefit of priority from Japanese Patent Application No. 2012-067031, filed Mar. 23, 2012, the entire contents of which are incorporated herein by reference.
FIELD
Embodiments described herein relate to a multi-chip package and a memory system.
BACKGROUND
Lately interest has been directed to the SSD (solid-state drive), which carries a memory chip that has NAND-type memory cells as a memory system adopted in a computer system. Different from the magnetic disk device, the SSD has the advantages of a high speed of operation, being lightweight, etc.
Given a limited pin count and assembly area for the transfer controller that executes the access control of the memory chip, to maximize capacity, SSDs can be configured with a multi-chip package that has multiple laminated memory chips.
DESCRIPTION OF THE DRAWINGS
FIG. 1 is a diagram illustrating an example of assembly of the multi-chip package on the SSD according to a first embodiment.
FIG. 2 is a diagram illustrating another example of assembly of the multi-chip package on the SSD of the first embodiment.
FIG. 3 is a diagram illustrating the internal wiring of the multi-chip package before assembly on the SSD.
FIG. 4 is a diagram illustrating an example of wiring when the multi-chip package is assembled on the SSD according to a first connection example.
FIG. 5 is a diagram illustrating an example of wiring when the multi-chip package is assembled on the SSD according to a second connection example.
FIG. 6 is a diagram illustrating the layout of one multi-chip package.
FIG. 7 is a cross-sectional view illustrating the multi-chip package.
FIG. 8 is a diagram illustrating an example of the configuration of the solder balls of the multi-chip package.
FIG. 9 is a block diagram illustrating the arrangement of the memory chips that form the multi-chip package in the first embodiment.
FIG. 10 is a flow chart illustrating the method for assembling the multi-chip package on the SSD of the first embodiment.
FIG. 11 is a flow chart illustrating the operation of the SSD when the first connection example is adopted.
FIG. 12 is a flow chart illustrating the operation of the SSD when the second connection example is adopted.
FIG. 13 is a block diagram illustrating the constitution of the memory chips that form the multi-chip package according to a second embodiment.
FIG. 14 is a flow chart illustrating the method for assembling the multi-chip package on the SSD according to the second embodiment.
 DETAILED DESCRIPTION
Embodiments provide a multi-chip package and a memory system associated therewith that can realize greater flexibility for the memory system.
In general, a detailed description according to embodiments will be explained with reference to the included figures. However, the present disclosure is not limited to these embodiments. Here, as an example of the memory chips, the memory chips that have NAND-type memory cells will be explained. However, the object of application for the present embodiment is not limited to the NAND-type memory chips. In addition, in some embodiments, the multiple memory chips may not necessarily be laminated inside the multi-chip package.
According to an embodiment of the present disclosure, a multi-chip package includes a first group of memory chips that includes a first memory chip and a second memory chip, a second group of memory chips that includes at least one memory chip, a first internal wiring system that couples the first memory chip and the second memory chip to a first terminal configured to receive a chip-enable signal, a second internal wiring system that couples the at least one memory chip to a second terminal configured to receive the chip-enable signal. The first memory chip and the second memory chip each include a chip address memory region configured to store an address associated with the memory chip, and an address rewrite module configured to rewrite the address associated with the memory chip and stored in the chip address memory region in response to an external operation.
First Embodiment
FIG. 1 is a diagram illustrating an example of the multi-chip package on the SSD according to a first embodiment of the present disclosure. As shown in the figure, the SSD 100 is connected to the personal computer or other host device 200 by a standard ATA (Advanced Technology Attachment, SATA) or other communication interface, and it functions as the external memory device of the host device 200. However, the communication interface connecting the SSD 100 and the host device 200 is not limited to the SATA standard. For example, one may also adopt an SAS (Serial Attached SCSI), a PCIe (PCI Express) or various other types of communication interface standards.
The SSD 100 has a NAND memory 1, a transfer controller 2 that executes data transfer between the host device 200 and the NAND memory 1, a RAM 3 as a volatile memory for temporarily storing the transfer data from the transfer controller 2, and a power supply circuit 4. The data sent from the host device 200 are stored in the RAM 3 under the control of the transfer controller 2. Then, the data are read from the RAM 3 and are written in the NAND memory 1. The power supply circuit 4 generates the internal power supply to drive the transfer controller 2 and the NAND memory 1, and the generated internal power is fed to the transfer controller 2 and the NAND memory 1.
The NAND memory 1 is composed of several (4 in this example) multi-chip packages 10 each having multiple (4 in this example) memory chips 11a to 11d. The multi-chip packages 10 are connected to the transfer controller 2 by connecting wires of different channels (Ch. 0 to Ch. 3). Here, the multi-chip packages are controlled independently for each channel. Thus, the four multi-chip packages 10 are connected to the transfer controller 2 so that they can carry out operations in parallel at the same time. Also, the connection wiring of each channel contains the I/O signal line, the control signal line, and the R/B signal line. In the following sections, the “signal line” may be abbreviated as “signal”. The control signals include the chip-enable signal (CE), the command-latch enable signal (CLE), the address-latch enable signal (ALE), the write-enable signal (WE), the read-enable signal (RE), the write-protect signal (WP), and the data strobe signal (DQS). In the following section, the connection relationship between the multi-chip package 10 and the transfer controller 2 in the assembly example shown in FIG. 1 will be taken as Connection Example 1.
The transfer controller 2 also has the following parts: a host interface controller (host I/F controller) 21 that executes control of the communication interface with the host device 200 and control of the data transfer between the host device 200 and the RAM 3, a RAM controller 22 that executes control of read/write of the data for RAM 3, a NAND controller 23 that executes control of data transfer between the NAND memory 1 and the RAM 3, and an MPU 24 that executes the overall control of the transfer controller 2 on the basis of the firmware.
On the basis of the read instruction/write instruction/deletion instruction from the MPU 24, the NAND controller 23 sends the I/O signal and the control signal to the multi-chip package 10 of the desired channel. The memory chips 11a to 11d contained in the multi-chip package 10 of the corresponding channel can execute the operation corresponding to the contents of the received signal.
FIG. 2 is a diagram illustrating another example of assembling the multi-chip package 10 on the SSD 100 that is according to the first embodiment of the present disclosure. According to the assembly example shown in FIG. 2 , each multi-chip package 10 is connected to the transfer controller 2 so that it is controlled by the wiring of 2 channels. That is, the four memory chips 11a to 11d of each multi-chip package 10 are classified into 2 groups that are each controlled through a different channel. In the following, the connection relationship between the multi-chip package 10 and the transfer controller 2 in the assembly example shown in FIG. 2 will be referred to as Connection Example 2.
According to the first embodiment of the present disclosure, the internal wiring of the multi-chip package 10 and the arrangement of the memory chips 11a to 11d are designed appropriately to ensure that after manufacturing of the multi-chip package 10, any of the connection relationships in Connection Example 1 and Connection Example 2 may be adopted.
FIG. 3 is a diagram illustrating the internal wiring of the multi-chip package 10 before assembly on the SSD 100. As shown in the figure, the memory chips 11a to 11d each have two chip address-setting pins 130a, 130b. The chip address-setting pins 130a, 130b each are connected to either the power supply potential Vcc or the ground potential Vdd. The supply and ground potentials are connected to the chip address-setting pins 130a, 130b that are included in the memory chips 11a to 11d appropriately to ensure that a unique combination is made in each multi-chip package 10. The combination of the potentials set at the chip address-setting pins 130a, 130b works as the chip address of the initial state for identifying the memory chips 11a to 11d with respect to each other. In this embodiment, the state when the power supply potential Vcc is connected is taken as H(1), and the state when the ground potential Vdd is connected is taken as L(0). Thus, the state of the chip address-setting pin 130a indicates the high-order digits CADD0 of the chip address CADD, and the state of the chip address-setting pin 130b indicates the low-order digits CADD1 of the chip address. For example, in the memory chip 11a, both of the chip address-setting pins 130a, 130b are connected to the ground potential Vdd, and the chip address of “00” is set as the initial state. Also, in the memory chips 11b to 11d, “01”, “10”, and “11” are set as the chip addresses of their initial states, respectively.
In one embodiment, the memory chips 11a to 11d each have a chip address register (chip address memory region) 123 for storing the set value of the chip address. The memory chips 11a to 11d can each use the value stored in the chip address register 123 included in their own memory chip as the chip address set for their own memory chip. The chip address register 123 stores the chip addresses CADD0, CADD1 input from the chip address-setting pins 130a, 130b as the chip addresses of the initial state. Furthermore, the chip address register 123 can be configured to allow rewrite of the stored chip address of the initial state by the prescribed command (such as test command) from the transfer controller 2.
Also, the I/O signal line, the R/B signal line, and the control signal line (especially CE) are commonly connected as part of the internal wiring 140 in a multi-chip package to separate sub-groups of the memory chips, where each sub-group of memory chips includes fewer memory chips that the total number of the memory chips that form the multi-chip package 10 inside the same multi-chip package 10. For example, memory chip 11a and memory chip 11b are commonly connected to each other by the various types of signal lines by the internal wiring 140 and form one signal line group, and memory chip 11c and memory chip 11d are commonly connected by the various types of the signal lines by the internal wiring 140 and form another signal line group. The internal wiring 140 is connected to the solder balls (terminals) 56 arranged for the various portions of the internal wiring 140, respectively. In other words, the internal wiring 140 for each signal line group is connected to a different solder ball (terminal) 56 and the internal wiring 140 for other signal line groups. In addition, the signal line group that makes common connections for memory chip 11a and memory chip 11b is denoted as the 0-series signal line group, and the CE line, R/B line, and I/O line that form the 0-series signal line group are represented by CE0, R/B0, and I/O-0, respectively. Similarly, the signal line group that commonly connects memory chip 11c and memory chip 11d is represented by the 1-series signal line group. The CE line, R/B line, and I/O line that form the 1-series signal line group are denoted as CE1, R/B1, and I/O-1, respectively.
In this way, the multi-chip package 10 has an arrangement in which the various types of signal lines are commonly connected for each group of the memory chips in a number smaller than the number of the memory chips that form the multi-chip package 10 inside the multi-chip package, and, at the same time, the various memory chips 11a to 11d can be installed in a multi-chip package according to either Connection Example 1 or Connection Example 2 without being specifically manufactured for either connection example.
FIG. 4 is a diagram illustrating an example of wiring when the multi-chip package 10 is assembled on the SSD 100 with the connection relationship according to Connection Example 1. When Connection Example 1 is adopted, the 0-series signal line group and the 1-series signal line group are combined in a single connection wiring 210 out of the multi-chip package 10, and they are connected as a single-chamber signal line group to the transfer controller 2 (or more accurately, NAND controller 23). That is, the CE0 and CE1 are connected out of the multi-chip package 10, and they are connected to the transfer controller 2. Similarly, R/B0 and R/B1 are connected out of the multi-chip package 10, and they are connected to the transfer controller 2, and I/O-0 and I/O- 1 are connected out of the multi-chip package 10, and they are connected to the transfer controller 2. The memory chips 11a to 11d do not execute rewrite of the contents of the chip address registers 123 equipped in them. That is, in operation, “00”, “01”, “10” and “11” are adopted as the chip addresses of the initial state of the memory chips 11a to 11d, respectively.
FIG. 5 is a diagram illustrating an example of wiring when the multi-chip package 10 is assembled on the SSD 100 with the connection relationship in Connection Example 2. When Connection Example 2 is adopted, the 0-series signal line group and the 1-series signal line group are independently connected to the transfer controller 2 (or more accurately, NAND controller 23) because the signal line groups with different channels use separate portions of the connection wiring 210. Then, after start up, the contents of the chip address registers 123 disposed in the memory chips 11c and 11d are rewritten to the chip addresses that can identify the memory chips 11c and 11d that are connected to the 1-series signal line group. That is, the chip address of “00” is set as the chip address of memory chip 11c, and the chip address of “01” is set as the chip address of memory chip 11d.
FIG. 6 is a diagram illustrating the layout of 1 multi-chip package 10. FIG. 7 is a cross-sectional view illustrating the multi-chip package 10 taken across II-II as shown in FIG. 6 .
On the substrate 51, the following parts are sequentially laminated: a memory chip 11a, a spacer 53, a memory chip 11b, a spacer 53, a memory chip 11c, a spacer 53, and a memory chip 11d. As the bottom layer, the memory chip 11a is anchored to the substrate 51 by an underfill 54 made of a resin.
On the substrate 51, multiple terminals (bonding pads) 52 are arranged. The pins disposed in the memory chips 11a to 11d are electrically connected to the terminals 52 on the substrate 51 via the bonding wires 55. The multiple memory chips 11a to 11d and the bonding wires 55 laminated onto the substrate 51 are sealed off by the molding resin 57. Also, solder balls 56 are arranged on the lower surface of the substrate 51. The solder balls 56 are electrically connected to the terminals 52. The NAND memory 1, for example, is soldered and assembled together with the transfer controller 2 and the RAM 3 on a printed circuit board equipped in the SSD 100. The various types of signals from the transfer controller 2 are input via the solder balls 56, the terminals 52, and the bonding wires 55 to the pins equipped in the memory chips 11a to 11d.
In the above, the multi-chip package 10 has been explained with a BGA (Ball Grid Array) package structure. However, it may also have a PGA (Pin Grid Array) package structure or other package structure.
FIG. 8 is a diagram illustrating an example of a configuration of the solder balls 56 of the multi-chip package 10. As shown in the figure, on the substrate 51, solder balls 56 are provided that constitute the 0-series signal line group (R/E0 terminals) CE0, CLE0, ALE0, WE0, RE0, WP0, DQS0, I/O-0, (I/O 0-0 to I/O 7-0), and solder balls 56 are provided that constitute the 1-series signal line group (R/E1 terminals) CE1, CLE1, ALE1, WE1, RE1, WP1, DQS1, I/O-1, (I/O 0-1 to I/O 7-1).
In this figure, the blank solder balls 56 indicate unused solder balls 56.
In the following section, the composition of the memory chips 11a to 11d will be explained in detail. The memory chips 11a to 11d have the same composition so that in the following only the composition of memory chip 11a will be explained as a typical memory chip.
FIG. 9 is a block diagram illustrating the composition of memory chip 11a. As shown in the figure, memory chip 11a has an I/O signal processor 111, a control signal processor 112, a chip controller 113, a command register 114, an address register 115, a data register 116, a memory cell array 117, a column decoder 118, a sense amplifier 119, a row decoder 120, an RY/BY (ready/busy) generator 121, a chip address-setting circuit 122, and the chip address register 123.
Here, the chip controller 113 is a state transition circuit (also known as a so-called “state machine”) that transitions the state (for example, “ready” or “busy”) on the basis of the various types of control signals received via the control signal processor 112, and it controls the overall operation of the memory chip 11a. The RY/BY generator 121 makes transitions between the ready state (R) and the busy state (B) for the state of the RY/BY signal line under the control of the chip controller 113.
The I/O signal processor 111 is a buffer circuit for transceiving the I/O signal with the transfer controller 2 via the I/O signal line. The I/O signal processor 111 distributes the address, command, and data (i.e., write data) fetched as the I/O signal to the address register 115, the command register 114, and the data register 116 for storage, respectively.
Because the I/O signal line is an 8-bit signal line, the I/O signal line can transfer 8-digit addresses en bloc. In contrast, at present the memory capacity of each memory chip 11a is high enough that in many case the digit number of the address sent from the transfer controller 2 is over 8. Consequently, in the I/O signal processor 111, the address of the access destination is divided into multiple rounds for transmission via the 8-bit I/O signal line. The address register 115 stores the address that has been divided for sending in multiple rounds, and it then combines them into a single address.
The high-order 2 bits of the combined address are adopted as the chip identification bits for identifying memory chip 11a. Thus, the combined address contains the following contents counting from the highest order: a chip identification bit (chip address), a row address, and a column address. The chip address is read by the chip controller 113, the row address is read by the row decoder 120, and the column address is read by the column decoder 118.
The memory cell array 117 has a composition such that the NAND type memory cells are arranged as a matrix, and it stores the write data from the host device 200.
The row decoder 120, the column decoder 118, and the sense amplifier 119 execute access to the memory cell array 117 under the control of the chip controller 113. More specifically, the row decoder 120 selects the word line corresponding to the read row address, and it activates the selected word line. The column decoder 118 selects and activates the bit line corresponding to the read column address. The sense amplifier 119 applies a voltage on the bit line selected by the column decoder 118, and it writes the data stored in the data register 116 to the memory cell transistor located at the cross point between the word line selected by the row decoder 120 and the bit line selected by the column decoder 118. Also, the sense amplifier 119 reads the data stored in the memory cell transistor via the bit line, and it stores the read data in the data register 116. The data stored in the data register 116 is sent via the data line to the I/O signal processor 111, and it is then transferred from the I/O signal processor 111 to the transfer controller 2.
The control signal processor 112 receives input from various types of control signals, and on the basis of the received control signals, it executes allotment of the I/O signal received by the I/O signal processor 111 to the register of the storage destination. In addition, the control signal processor 112 transfers the received control signal to the chip controller 113.
At start up, the chip address-setting circuit 122 sets the 2-bit chip address set values (CADD0, CADD1) that are externally input via the chip address-setting pins 130a, 130b as the chip address of the initial state in the chip address register 123. The chip controller 113 compares the chip address stored in the chip address register 123 with the chip address input from the command register 114 and determines whether its own memory chip 11a makes a request for operation.
The I/O signal processor 111, the control signal processor 112, the chip controller 113, the command register 114 and the address register 115 operate as the address rewrite module that rewrites the chip address stored in the chip address register 123 by the operation under the control of the transfer controller 2.
In the following, the method for assembling the multi-chip package 10 on the SSD 100 will be explained. FIG. 10 is a flow chart illustrating the method for assembling the multi-chip package 10 on the SSD 100 in the first embodiment. Initially, the manufacturer makes a decision as to whether Connection Example 1 or Connection Example 2 will be adopted (step S1). When Connection Example 2 is adopted (NO in step S1), the manufacturer connects the transfer controller 2 and the multi-chip package 10 to each other by the signal line group (connection wiring 210) for each portion of the internal wiring 140. In other words, each signal line group is independently coupled to the transfer controller. (step S2). Next, the manufacturer sets the transfer controller 2 by rewriting the contents of the chip address register 123 when the transfer controller 2 is started up (step S3). Here, the operation of the transfer controller 2 is set so that the content of the chip address register 123 that is rewritten at start up refers to operation, and the firmware that controls the MPU 24 is set so that the test command is issued to each of the memory chips 11c to 11d so that the chip address of the memory chip 11c is rewritten by “00” and the chip address of the memory chip 11d is rewritten by “01”. When Connection Example 1 is adopted (YES in step S1), the manufacturer connects the transfer controller 2 with the multi-chip package 10 by the signal line group (connection wiring 210) that has one end connected to the transfer controller 2 and has the other end commonly connected to the solder ball 56 for each portion of the internal wiring 140 (step S4). With the operation in step S3 or step S4, the assembly of the multi-chip package 10 comes to an end.
FIG. 11 is a flow chart illustrating the operation of the SSD 100 when Connection Example 1 is adopted. When the SSD 100 is started up, the chip address-setting circuit 122 has the contents set in the chip address-setting pins 130a, 130b stored in the chip address register 123 as the chip address of the initial state (step S11). Then, on the basis of the firmware set in step S3, the transfer controller 2 rewrites the contents of the chip address register 123 with a chip address that can be identified among the memory chips commonly connected to the same portion of the internal wiring 140 (step S12). For example, the transfer controller 2 issues the test command to rewrite the chip address of the memory chip 11c by “00” and the test command to rewrite the chip address of the memory chip 11d by “01”. Immediately after start up, in the chip address register 123 of the memory chips 11a to 11d, the chip address of the initial state that can identify the memory chips 11a to 11d is set, so that the transfer controller 2 can assign the issuing destination of the test command using the chip address of the initial state. In the memory chip 11c, as the test command is received, the I/O signal processor 111, the control signal processor 112, the chip controller 113, the command register 114, and the address register 115 work together to rewrite the contents of the chip address register 123 by “00”. Also, in the memory chip 11d, as the test command is received, the I/O signal processor 111, the control signal processor 112, the chip controller 113, the command register 114, and the address register 115 work together to rewrite the contents of the chip address register 123 by “01”. Next, the transfer controller 2 uses the rewritten chip address and the CE signal to select the memory chip of the access destination among the memory chips 11a to 11d (step S13) and executes the data transfer between the selected memory chip and the host device 200 (step S14). The operation then ends.
FIG. 12 is a flow chart illustrating the operation of the SSD 100 when Connection Example 2 is adopted. When the SSD 100 starts up, the chip address setting circuit 122 has the contents set in the chip address-setting pins 130a, 130b as the chip address of the initial state in the chip address register 123 for each of memory chips 11a to 11d (step S21). Next, the transfer controller 2 uses the chip address of the initial state stored in the chip address register 123 and the CE signal to select the memory chip of the access destination among the memory chips 11a to 11d (step S22), and executes the data transfer between the selected memory chip and the host device 200 (step S23). The operation then ends.
As explained above, according to the first embodiment of the present disclosure, the multi-chip package 10 has one or more memory chips 11a to 11d (the first group), portions of an internal wiring 140 for each chip that are common connections of the CE signal for a group of memory chips (the second group) that includes one or more memory chips, and one solder ball 56 for each of the portions of the internal wiring 140 for feeding the external CE signal to the internal wiring 140. Each of the memory chips 11a to 11d has a chip address register 123 that operates as the chip address memory region configured to store the rewritten chip address. In addition, each of the memory chips 11a to 11d includes an I/O signal processor 111, a control signal processor 112, a chip controller 113, a command register 114, and an address register 115 that together operate as the address rewrite module for rewriting the chip address stored in the chip address register 123 by an external operation. Consequently, the manufacturer of the SSD 100 can adopt the desired connection relationships among the connections of Connection Example 1 and Connection Example 2. Consequently, the design of the SSD 100 can be highly flexible. For example, when Connection Example 1 is adopted, the transfer controller 2 can use the chip address in the initial state and the CE signal to assign the memory chip with the access destination. Additionally, when Connection Example 2 is adopted, the transfer controller 2 can rewrite the chip address of the initial state stored in the chip address register 123 to the chip address that can identify the chip addresses (that is, the memory chips in the second group) that are commonly connected by the internal wiring 140. Furthermore, the transfer controller 2 can use the rewritten chip address and the CE signal to assign the memory chip of the access destination.
Each of the memory chips 11a to 11d also has a chip address-setting circuit 122 that operates as the initial value-setting module configured to set the chip address at the initial state, where the chip addresses allow identification of the memory chips 11a to 11d in the chip address memory region belonging to the same memory chip at start up. With such an arrangement, by using the chip address of the initial state immediately after start up, the transfer controller 2 can identify the memory chips 11a to 11d.
In addition, feeding units for providing the chip address in the initial state are not limited to the chip address-setting pins 130a, 130b. For example, one may also adopt a scheme in which the chip address of the initial state is preset in a ROM fuse or other nonvolatile memory, and the chip address-setting circuit 122 reads the chip address of the initial state from the nonvolatile memory and stores it in the chip address register 123.
Second Embodiment
According to the second embodiment, the chip address of the initial state is preset in a ROM fuse as rewritable nonvolatile memory. The manufacturer can directly rewrite the chip address in the nonvolatile memory when the multi-chip package 10 is assembled on the SSD 100.
FIG. 13 is a diagram illustrating the composition of the memory chips 11a to 11d that form the multi-chip package 10 according to the second embodiment. Because the memory chips 11a to 11d have the same composition, only the composition of the memory chip 11a will be explained as a representative. The same reference numbers used above in the first embodiment are adopted here, and they will not be explained in detail again.
As shown in the figure, the memory chip 11a has an I/O signal processor 111, a control signal processor 112, a chip controller 113, a command register 114, an address register 115, a data register 116, a memory cell array 117, a column decoder 118, a sense amplifier 119, a row decoder 120, and an RY/BY generator 121. A portion of the memory cell array 117 is used as the ROM fuse 124 that stores the chip address.
In the ROM fuse 124, the chip address of the initial state is pre-stored. The I/O signal processor 111, the control signal processor 112, the chip controller 113, the command register 114, and the address register 115 work together to work as an address rewrite module that rewrites the chip address stored in the ROM fuse 124 under control of the transfer controller 2.
FIG. 14 is a flow chart illustrating the method for assembling the multi-chip package 10 on the SSD 100 in the second embodiment. First, the manufacturer decides whether Connection Example 1 will be adopted or Connection Example 2 will be adopted (step S31). When Connection Example 2 is adopted (NO in step S31), the manufacturer uses a prescribed device to manipulate the chip address rewrite region so that the contents of the ROM fuse 124 are rewritten such that it is possible to identify the memory chips that are commonly connected to the same portion of the internal wiring 140 (step S32). That is, the manufacturer rewrites the chip address of the memory chip 11c with “00”, and it rewrites the chip address of the memory chip 11d with “01”. Next, the transfer controller 2 and the multi-chip package 10 are connected to each other by each signal line group (connection wiring 210) for each portion of the internal wiring 140 (step S33). When Connection Example 1 is adopted (YES in step S31), the manufacturer has the transfer controller 2 and the multi-chip package 10 connected to each other by the signal line group (connection wiring 210) that has one end connected to the transfer controller 2 and has the other end commonly connected to the solder ball 56 one for each portion of the internal wiring 140 (step S34). By the operation of step S33 or step S34, assembly of the multi-chip package 10 is completed.
In this way, according to the second embodiment, in its arrangement, the chip address of the initial state is stored in the ROM fuse as the rewritable nonvolatile memory, and the contents of the ROM fuse can be rewritten externally. Consequently, the manufacturer of the SSD 100 can adopt the desired connection relationships of either Connection Example 1 or Connection Example 2. Consequently, it is possible to have high flexibility in the design of the SSD 100.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims (20)

What is claimed:
1. A memory system comprising:
a first memory chip;
a second memory chip;
a first wiring that couples the first memory chip to a first terminal through which a chip-enable signal is received; and
a second wiring that couples the second memory chip to a second terminal through which a chip-enable signal is received,
wherein the first memory chip comprises a chip address memory region configured to store an address, and a write module configured to write the address into the chip address memory region based on an external operation.
2. The memory system according to claim 1, wherein the first memory chip includes an initial value-setting module configured to set the address associated with the memory chip to an initial state.
3. The memory system according to claim 2, wherein the first memory chip includes address-setting pins and the initial value-setting module is configured to set the initial state of the address based on voltages applied to the address-setting pins.
4. The memory system according to claim 3, wherein one of the address-setting pins is configured to couple the memory chip to a supply voltage and another of the address-setting pins is configured to be coupled to a ground voltage.
5. The memory system according to claim 2, wherein the chip address memory region includes a nonvolatile memory and the initial value-setting module is configured to set the initial state of the address based on a value stored in the nonvolatile memory.
6. The memory system according to claim 1, wherein the first terminal is configured to couple the first memory chip to a transfer controller.
7. The memory system according to claim 6, wherein the first terminal and the second terminal are electrically coupled so that the first memory chip and the memory chip are each configured to receive the same chip-enable signal.
8. The memory system according to claim 6, wherein the first terminal and the second terminal are independently coupled to the transfer controller of the memory system so that the first memory chip and the second memory chip each receive separate chip-enable signals.
9. The memory system according to claim 1, wherein the first wiring includes at least one of an input/output signal line, a control signal line, and a ready/busy signal line.
10. A memory system comprising:
a first memory connected to a first terminal through which a chip-enable signal is received; and
a second memory connected to a second terminal through which a chip-enable signal is received,
wherein chip identification information is written into a memory region of the first memory based on an external operation.
11. A memory system, comprising:
a transfer controller including a processor and a memory controller, the processor operating based on firmware, the transfer controller being electrically connected to a circuit board;
a memory package connected to the memory controller of the transfer controller and including:
a first memory on a first chip having a first non-volatile memory cell array and stored first address information,
a second memory on a second chip having a second non-volatile memory cell array,
a first terminal electrically connected to the first chip by a first wiring,
a second terminal electrically connected to the first chip by a second wiring,
a third terminal electrically connected to the second chip by a third wiring, and
a fourth terminal electrically connected to the second chip by a fourth wiring;
a first board-side terminal connected to the first terminal;
a second board-side terminal connected to the second terminal;
a third board-side terminal connected to the third terminal;
a fourth board-side terminal connected to the fourth terminal; and
a single connection wiring on the circuit board and including a first signal line and a second signal line, wherein
the first signal line is electrically connected to the first terminal via the first board-side terminal and the third terminal via the third board-side terminal,
the second signal line is electrically connected to the second terminal via the second board-side terminal and the fourth terminal via the fourth board-side terminal, and
the transfer controller is configured to output a command and an address associated with the command to the first signal line and assert a chip enable signal on the second signal line, the first chip being configured to execute the command if the address associated with the command matches the stored first address information and the chip enable signal is asserted.
12. The memory system according to claim 11, wherein the first and second chips are NAND type memory chips.
13. The memory system according to claim 11, wherein the memory package further includes:
a third chip electrically connected to the first wiring.
14. The memory system according to claim 13, wherein the memory package further includes:
a fourth chip electrically connected to the third wiring.
15. The memory system according to claim 11, wherein the first wiring is a bonding wire inside the memory package.
16. The memory system according to claim 11, wherein the first signal line is outside of the memory package.
17. The memory system according to claim 16, wherein the second signal line is outside of the memory package.
18. The memory system according to claim 11, wherein the second signal line is outside of the memory package.
19. The memory system according to claim 11, wherein the first and second chips are in the memory package.
20. A memory system, comprising:
a transfer controller including a processor and a memory controller, the processor operating based on firmware, the transfer controller being electrically connected to a circuit board;
a memory package connected to the memory controller of the transfer controller and including:
a first memory on a first chip having a first non-volatile memory cell array and stored first address information,
a second memory on a second chip having a second non-volatile memory cell array,
a first terminal electrically connected to the first chip by a first wiring,
a second terminal electrically connected to the first chip by a second wiring,
a third terminal electrically connected to the second chip by a third wiring, and
a fourth terminal electrically connected to the second chip by a fourth wiring;
a first board-side terminal connected to the first terminal;
a second board-side terminal connected to the second terminal;
a third board-side terminal connected to the third terminal;
a fourth board-side terminal connected to the fourth terminal; and
a single connection wiring on the circuit board and including a first signal line and a second signal line, wherein
the first signal line is electrically connected to the first terminal via the first board-side terminal and the third terminal via the third board-side terminal,
the second signal line is electrically connected to the second terminal via the second board-side terminal and the fourth terminal via the fourth board-side terminal,
the transfer controller is configured to output a command and an address associated with the command to the first signal line and assert a chip enable signal on the second signal line, the first chip being configured to execute the command if the address associated with the command matches the stored first address information and the chip enable signal is asserted, and
no electrical connection is between the first and second chips inside the memory package.
US17/178,031 2012-03-23 2021-02-17 Multi-chip package and memory system Active USRE51005E1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012-067031 2012-03-23

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US14/590,626 Reissue US9355685B2 (en) 2012-03-23 2015-01-06 Multi-chip package and memory system
US15/366,617 Continuation USRE48449E1 (en) 2012-03-23 2016-12-01 Multi-chip package and memory system

Publications (1)

Publication Number Publication Date
USRE51005E1 true USRE51005E1 (en) 2026-08-18

Family

ID=

Citations (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581498A (en) 1993-08-13 1996-12-03 Irvine Sensors Corporation Stack of IC chips in lieu of single IC chip
JPH1097463A (en) 1996-09-24 1998-04-14 Hitachi Ltd Stacked semiconductor device with select bus function
US5768584A (en) 1993-12-10 1998-06-16 Advanced Micro Systems, Inc. ROM chip enable encoding method and computer system employing the same
US6055594A (en) 1998-08-24 2000-04-25 3Com Corporation Byte accessible memory interface using reduced memory control pin count
US20020073272A1 (en) 2000-12-07 2002-06-13 Samsung Electronics Co., Ltd. Method of programming a multi-flash memory system
US20020118593A1 (en) 2001-02-27 2002-08-29 Fujitsu Limited Memory system
JP2003007963A (en) 2001-06-20 2003-01-10 Hitachi Ltd Semiconductor storage device and manufacturing method
US6519171B2 (en) 2000-11-17 2003-02-11 Fujitsu Limited Semiconductor device and multichip module
US6621169B2 (en) 2000-09-04 2003-09-16 Fujitsu Limited Stacked semiconductor device and method of producing the same
US6657914B1 (en) 2001-07-19 2003-12-02 Inapac Technology, Inc. Configurable addressing for multiple chips in a package
US6732304B1 (en) * 2000-09-21 2004-05-04 Inapac Technology, Inc. Chip testing within a multi-chip semiconductor package
US20050023674A1 (en) 2003-07-31 2005-02-03 In-Ku Kang Multi-chip module having bonding wires and method of fabricating the same
US20050040509A1 (en) 2003-06-04 2005-02-24 Takashi Kikuchi Semiconductor device
US20050162946A1 (en) 2004-01-21 2005-07-28 Seiko Epson Corporation Stacked layered type semiconductor memory device
US20050190624A1 (en) * 2004-02-26 2005-09-01 Renesas Technology Corp. Semiconductor device
US7009303B2 (en) 2003-11-17 2006-03-07 Renesas Technology Corp. Multi-chip module
US20060069896A1 (en) 2004-09-27 2006-03-30 Sigmatel, Inc. System and method for storing data
US20060152981A1 (en) 2005-01-11 2006-07-13 Ryu Dong-Ryul Solid state disk controller apparatus
US20060212693A1 (en) 2005-03-21 2006-09-21 Hyun-Duk Cho Multi-chip package device
US7126873B2 (en) 2004-06-29 2006-10-24 Super Talent Electronics, Inc. Method and system for expanding flash storage device capacity
US20070045827A1 (en) 2005-08-23 2007-03-01 Samsung Electronics Co., Ltd. Semiconductor multi-chip package including two semiconductor memory chips having different memory densities
US20070165461A1 (en) * 2006-01-18 2007-07-19 Cornwell Michael J Disabling faulty flash memory dies
US7317630B2 (en) 2005-07-15 2008-01-08 Atmel Corporation Nonvolatile semiconductor memory apparatus
US20080025128A1 (en) * 2006-07-31 2008-01-31 Infineon Technologies North America Corp. Memory system
US7327590B2 (en) 2003-04-21 2008-02-05 Elpida Memory, Inc. Memory module and memory system
US20080074930A1 (en) 2006-09-22 2008-03-27 Kabushiki Kaisha Toshiba Semiconductor memory device
US20080311684A1 (en) * 2007-06-14 2008-12-18 Loc Tu Programmable Chip Enable and Chip Address in Semiconductor Memory
US20080309372A1 (en) 2007-06-18 2008-12-18 Nec Electronics Corporation Semiconductor memory device
US7477545B2 (en) 2007-06-14 2009-01-13 Sandisk Corporation Systems for programmable chip enable and chip address in semiconductor memory
US7486569B2 (en) * 2005-12-14 2009-02-03 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory
US20090135638A1 (en) 2007-11-22 2009-05-28 Yuui Shimizu Semiconductor memory device capable of identifying a plurality of memory chips stacked in the same package
US20090292862A1 (en) 2008-05-21 2009-11-26 Hitachi, Ltd. Flash memory module and storage system
US20090300259A1 (en) 2008-05-27 2009-12-03 Initio Corporation Ssd with sata and usb interfaces
US20090319716A1 (en) 2008-06-20 2009-12-24 Kabushiki Kaisha Toshiba Memory system and bus switch
US20100082890A1 (en) 2008-09-30 2010-04-01 Jin Gyu Heo Method of managing a solid state drive, associated systems and implementations
US20100153625A1 (en) 2007-12-28 2010-06-17 Kabushiki Kaisha Toshiba Semiconductor memory device
US20100169550A1 (en) 2008-12-27 2010-07-01 Kabushiki Kaisha Toshiba Semiconductor memory device, data transfer device, and method of controlling semiconductor memory device
US20100199025A1 (en) 2009-02-02 2010-08-05 Kabushiki Kaisha Toshiba Memory system and interleaving control method of memory system
US20100232197A1 (en) 2009-03-10 2010-09-16 Samsung Electronics Co., Ltd Data storage device
US20100235568A1 (en) 2009-03-12 2010-09-16 Toshiba Storage Device Corporation Storage device using non-volatile memory
US20100238696A1 (en) 2009-03-20 2010-09-23 Samsung Electronics Co., Ltd. Multi-chip packages including extra memory chips to define additional logical packages and related devices
WO2011002663A1 (en) 2009-06-30 2011-01-06 Aplus Flash Technology, Inc. Memory system having nand-based nor and nand flashes and sram integrated in one chip for hybrid data, code and cache storage
US7880312B2 (en) 2008-06-27 2011-02-01 Kabushiki Kaisha Toshiba Semiconductor memory device
US20110242894A1 (en) 2010-04-06 2011-10-06 Vogan Andrew W Method and system to isolate memory modules in a solid state drive
US8072055B2 (en) 2006-09-01 2011-12-06 Micron Technology, Inc. High density stacked die assemblies, structures incorporated therein and methods of fabricating the assemblies
US20120008360A1 (en) 2010-07-09 2012-01-12 Hynix Semiconductor Inc. Multi-chip package and method of operating the same
JP2012018639A (en) 2010-07-09 2012-01-26 Toshiba Corp Memory system and nonvolatile semiconductor memory
US8131913B2 (en) 2008-02-04 2012-03-06 Mosaid Technologies Incorporated Selective broadcasting of data in series connected devices
US20120059967A1 (en) * 2009-12-21 2012-03-08 Sanmina-Sci Corporation Memory bus architecture for concurrently supporting volatile and non-volatile memory modules
US20120140583A1 (en) 2010-12-03 2012-06-07 Samsung Electronics Co., Ltd. Multi-chip memory devices and methods of controlling the same
US8254155B1 (en) 2011-10-03 2012-08-28 Invensas Corporation Stub minimization for multi-die wirebond assemblies with orthogonal windows
US8456856B2 (en) 2009-03-30 2013-06-04 Megica Corporation Integrated circuit chip using top post-passivation technology and bottom structure technology
US8513817B2 (en) 2011-07-12 2013-08-20 Invensas Corporation Memory module in a package
US20130272048A1 (en) * 2011-07-05 2013-10-17 Daniel Chu Self-disabling chip enable input
US8924903B2 (en) 2010-11-30 2014-12-30 Ps4 Luxco S.A.R.L. Semiconductor device having plural memory chip
US8929117B2 (en) * 2012-03-23 2015-01-06 Kabushiki Kaisha Toshiba Multi-chip package and memory system

Patent Citations (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581498A (en) 1993-08-13 1996-12-03 Irvine Sensors Corporation Stack of IC chips in lieu of single IC chip
US5768584A (en) 1993-12-10 1998-06-16 Advanced Micro Systems, Inc. ROM chip enable encoding method and computer system employing the same
JP3670041B2 (en) 1993-12-10 2005-07-13 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Nonvolatile memory chip enable encoding method, computer system, and memory controller
JPH1097463A (en) 1996-09-24 1998-04-14 Hitachi Ltd Stacked semiconductor device with select bus function
US6055594A (en) 1998-08-24 2000-04-25 3Com Corporation Byte accessible memory interface using reduced memory control pin count
US6621169B2 (en) 2000-09-04 2003-09-16 Fujitsu Limited Stacked semiconductor device and method of producing the same
US6732304B1 (en) * 2000-09-21 2004-05-04 Inapac Technology, Inc. Chip testing within a multi-chip semiconductor package
US6519171B2 (en) 2000-11-17 2003-02-11 Fujitsu Limited Semiconductor device and multichip module
US20020073272A1 (en) 2000-12-07 2002-06-13 Samsung Electronics Co., Ltd. Method of programming a multi-flash memory system
US20020118593A1 (en) 2001-02-27 2002-08-29 Fujitsu Limited Memory system
JP4722305B2 (en) 2001-02-27 2011-07-13 富士通セミコンダクター株式会社 Memory system
US8312240B2 (en) 2001-02-27 2012-11-13 Fujitsu Semiconductor Limited Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips
JP2003007963A (en) 2001-06-20 2003-01-10 Hitachi Ltd Semiconductor storage device and manufacturing method
US6657914B1 (en) 2001-07-19 2003-12-02 Inapac Technology, Inc. Configurable addressing for multiple chips in a package
US7327590B2 (en) 2003-04-21 2008-02-05 Elpida Memory, Inc. Memory module and memory system
US20050040509A1 (en) 2003-06-04 2005-02-24 Takashi Kikuchi Semiconductor device
US20050023674A1 (en) 2003-07-31 2005-02-03 In-Ku Kang Multi-chip module having bonding wires and method of fabricating the same
US7009303B2 (en) 2003-11-17 2006-03-07 Renesas Technology Corp. Multi-chip module
US20050162946A1 (en) 2004-01-21 2005-07-28 Seiko Epson Corporation Stacked layered type semiconductor memory device
JP2005209814A (en) 2004-01-21 2005-08-04 Seiko Epson Corp Stacked semiconductor memory device
US7212422B2 (en) 2004-01-21 2007-05-01 Seiko Epson Corporation Stacked layered type semiconductor memory device
US20050190624A1 (en) * 2004-02-26 2005-09-01 Renesas Technology Corp. Semiconductor device
US7126873B2 (en) 2004-06-29 2006-10-24 Super Talent Electronics, Inc. Method and system for expanding flash storage device capacity
US20060069896A1 (en) 2004-09-27 2006-03-30 Sigmatel, Inc. System and method for storing data
US20060152981A1 (en) 2005-01-11 2006-07-13 Ryu Dong-Ryul Solid state disk controller apparatus
US20060212693A1 (en) 2005-03-21 2006-09-21 Hyun-Duk Cho Multi-chip package device
US7317630B2 (en) 2005-07-15 2008-01-08 Atmel Corporation Nonvolatile semiconductor memory apparatus
US20070045827A1 (en) 2005-08-23 2007-03-01 Samsung Electronics Co., Ltd. Semiconductor multi-chip package including two semiconductor memory chips having different memory densities
US7486569B2 (en) * 2005-12-14 2009-02-03 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory
US20070165461A1 (en) * 2006-01-18 2007-07-19 Cornwell Michael J Disabling faulty flash memory dies
US20080025128A1 (en) * 2006-07-31 2008-01-31 Infineon Technologies North America Corp. Memory system
US8072055B2 (en) 2006-09-01 2011-12-06 Micron Technology, Inc. High density stacked die assemblies, structures incorporated therein and methods of fabricating the assemblies
US20080074930A1 (en) 2006-09-22 2008-03-27 Kabushiki Kaisha Toshiba Semiconductor memory device
US7477545B2 (en) 2007-06-14 2009-01-13 Sandisk Corporation Systems for programmable chip enable and chip address in semiconductor memory
US20080311684A1 (en) * 2007-06-14 2008-12-18 Loc Tu Programmable Chip Enable and Chip Address in Semiconductor Memory
US20080309372A1 (en) 2007-06-18 2008-12-18 Nec Electronics Corporation Semiconductor memory device
US20090135638A1 (en) 2007-11-22 2009-05-28 Yuui Shimizu Semiconductor memory device capable of identifying a plurality of memory chips stacked in the same package
US20100153625A1 (en) 2007-12-28 2010-06-17 Kabushiki Kaisha Toshiba Semiconductor memory device
US8131913B2 (en) 2008-02-04 2012-03-06 Mosaid Technologies Incorporated Selective broadcasting of data in series connected devices
US20090292862A1 (en) 2008-05-21 2009-11-26 Hitachi, Ltd. Flash memory module and storage system
US20090300259A1 (en) 2008-05-27 2009-12-03 Initio Corporation Ssd with sata and usb interfaces
US20090319716A1 (en) 2008-06-20 2009-12-24 Kabushiki Kaisha Toshiba Memory system and bus switch
US7880312B2 (en) 2008-06-27 2011-02-01 Kabushiki Kaisha Toshiba Semiconductor memory device
US20100082890A1 (en) 2008-09-30 2010-04-01 Jin Gyu Heo Method of managing a solid state drive, associated systems and implementations
US20100169550A1 (en) 2008-12-27 2010-07-01 Kabushiki Kaisha Toshiba Semiconductor memory device, data transfer device, and method of controlling semiconductor memory device
US20100199025A1 (en) 2009-02-02 2010-08-05 Kabushiki Kaisha Toshiba Memory system and interleaving control method of memory system
US20100232197A1 (en) 2009-03-10 2010-09-16 Samsung Electronics Co., Ltd Data storage device
US20100235568A1 (en) 2009-03-12 2010-09-16 Toshiba Storage Device Corporation Storage device using non-volatile memory
US20100238696A1 (en) 2009-03-20 2010-09-23 Samsung Electronics Co., Ltd. Multi-chip packages including extra memory chips to define additional logical packages and related devices
US8456856B2 (en) 2009-03-30 2013-06-04 Megica Corporation Integrated circuit chip using top post-passivation technology and bottom structure technology
WO2011002663A1 (en) 2009-06-30 2011-01-06 Aplus Flash Technology, Inc. Memory system having nand-based nor and nand flashes and sram integrated in one chip for hybrid data, code and cache storage
US20120059967A1 (en) * 2009-12-21 2012-03-08 Sanmina-Sci Corporation Memory bus architecture for concurrently supporting volatile and non-volatile memory modules
US20110242894A1 (en) 2010-04-06 2011-10-06 Vogan Andrew W Method and system to isolate memory modules in a solid state drive
JP2012018639A (en) 2010-07-09 2012-01-26 Toshiba Corp Memory system and nonvolatile semiconductor memory
US20120008360A1 (en) 2010-07-09 2012-01-12 Hynix Semiconductor Inc. Multi-chip package and method of operating the same
US8924903B2 (en) 2010-11-30 2014-12-30 Ps4 Luxco S.A.R.L. Semiconductor device having plural memory chip
US20120140583A1 (en) 2010-12-03 2012-06-07 Samsung Electronics Co., Ltd. Multi-chip memory devices and methods of controlling the same
US20130272048A1 (en) * 2011-07-05 2013-10-17 Daniel Chu Self-disabling chip enable input
US8513817B2 (en) 2011-07-12 2013-08-20 Invensas Corporation Memory module in a package
US8254155B1 (en) 2011-10-03 2012-08-28 Invensas Corporation Stub minimization for multi-die wirebond assemblies with orthogonal windows
US8929117B2 (en) * 2012-03-23 2015-01-06 Kabushiki Kaisha Toshiba Multi-chip package and memory system
US9355685B2 (en) 2012-03-23 2016-05-31 Kabushiki Kaisha Toshiba Multi-chip package and memory system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Japanese Office Action dated Jun. 17, 2014, filed in Japanese counterpart Application No. 2012-067031, 8 pages (with translation).
Open NAND Flash Interface Specification, Revision 3.0, Mar. 9, 2011, 288 pages.