USRE49286E1 - Method of making flip chip - Google Patents
Method of making flip chip Download PDFInfo
- Publication number
- USRE49286E1 USRE49286E1 US17/164,378 US202117164378A USRE49286E US RE49286 E1 USRE49286 E1 US RE49286E1 US 202117164378 A US202117164378 A US 202117164378A US RE49286 E USRE49286 E US RE49286E
- Authority
- US
- United States
- Prior art keywords
- layer
- seed layer
- photoresist
- gold bumps
- patterning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 239000010931 gold Substances 0.000 claims abstract description 99
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims abstract description 97
- 229910052737 gold Inorganic materials 0.000 claims abstract description 97
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 85
- 238000000034 method Methods 0.000 claims abstract description 59
- 238000000059 patterning Methods 0.000 claims abstract description 55
- 229910052751 metal Inorganic materials 0.000 claims abstract description 54
- 239000002184 metal Substances 0.000 claims abstract description 54
- 239000000758 substrate Substances 0.000 claims abstract description 49
- 238000009713 electroplating Methods 0.000 claims abstract description 34
- 239000010410 layer Substances 0.000 claims description 258
- 239000010408 film Substances 0.000 claims description 51
- 238000000206 photolithography Methods 0.000 claims description 15
- 239000010409 thin film Substances 0.000 claims description 15
- 238000005530 etching Methods 0.000 claims description 12
- 238000009413 insulation Methods 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 239000010949 copper Substances 0.000 claims description 6
- 239000010936 titanium Substances 0.000 claims description 6
- 239000012790 adhesive layer Substances 0.000 claims description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- 229910052681 coesite Inorganic materials 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 229910052906 cristobalite Inorganic materials 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- 229910052682 stishovite Inorganic materials 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- 229910052905 tridymite Inorganic materials 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910010293 ceramic material Inorganic materials 0.000 claims description 2
- 150000001875 compounds Chemical class 0.000 claims description 2
- 239000011521 glass Substances 0.000 claims description 2
- 239000010453 quartz Substances 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 239000000853 adhesive Substances 0.000 abstract description 3
- 230000001070 adhesive effect Effects 0.000 abstract description 2
- 238000000151 deposition Methods 0.000 abstract description 2
- 238000007747 plating Methods 0.000 description 11
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- 229910021578 Iron(III) chloride Inorganic materials 0.000 description 2
- ZLMJMSJWJFRBEC-UHFFFAOYSA-N Potassium Chemical compound [K] ZLMJMSJWJFRBEC-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- RBTARNINKXHZNM-UHFFFAOYSA-K iron trichloride Chemical compound Cl[Fe](Cl)Cl RBTARNINKXHZNM-UHFFFAOYSA-K 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000026045 iodination Effects 0.000 description 1
- 238000006192 iodination reaction Methods 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052700 potassium Inorganic materials 0.000 description 1
- 239000011591 potassium Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/14104—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
- H01L2224/1411—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body the bump connectors being bonded to at least one common bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the present invention relates to a flip chip packaging technique, in which a chip and a substrate are electrically and mechanically connected with each other after the chip is flipped so as to allow a pad of the chip and the substrate to face each other.
- a flip chip package has a small size and has superior electric characteristic and reliability in comparison with a package formed by a wire bonding technique.
- the flip chip package is obtained by directly bonding a semiconductor chip and a printed circuit board (PCB) substrate by using a metallic bump. Gold, copper and solder, etc. are applied as the metal bump.
- a flip-chip using a gold bump is typically bonded to a substrate by using conductive adhesives. Different from a chip using solder bumps, such a flip chip using the gold bump has recently been popular in a display field because it doesn't include harmful element such as lead to environment and human health and has superior bonding reliability.
- a method for forming a gold bump includes an electroplating method, a vacuum depositing method, and a method forming a stud bump by wire bonding.
- the electroplating is most advantageous due to a simple manner and the low manufacturing costs.
- Korean patent publication NO. 10-2006-0044929 discloses a method for improving non-uniformity of a thickness of the gold bump in such a manner that metal with a low melting point is plated on a bump formed by plating or an alloy having a dome shape is formed thereon.
- the entire metallic seed layer, except for the gold bump is etched so that only the gold bump remains on a wafer. Therefore, there is a disadvantage in that it is impossible to evaluate the electrical characteristics of the gold bump and a flip chip package bonded through electrical connection with the gold bump.
- Korean patent registration NO. 10-0574986 discloses a method for forming a bump through an electroplating for a flip chip connection.
- a seed layer is formed for electroplating, and a shielding layer and a photosensitive mask are formed on the seed layer.
- the exposed shielding layer which has undergone a photolithography process and a developing process, is removed through dry etching, and a bump is formed on the exposed seed layer according to a plating method.
- the gold bump is formed by electroplating after the metal patterning and the shielding layer are formed. Therefore, it is necessary that an electrode wiring for forming the gold bump is formed when the metal pattern is formed, or a metallic seed layer for plating is formed and moved on a top of an insulating layer.
- the electrode wire is an unnecessary metal wire in an actual chip so that it has to be removed again after the gold bump is formed. Therefore, an additional process is necessary before and after the gold bump is formed thereby causing inconvenience.
- a method for manufacturing a gold bump on an aluminum substrate by an electroplating method is announced [reference: John H. Lau, C. P. Wong, Ning-Cheng Lee, O. W. Ricky Lee, Electronics Manufacturing with Lead-free, Halogen-free, and Conductive-adhesive materials, 4.1-4.9 (2003)].
- the process as shown in FIG. 1 is performed in the announced reference. That is, according to the method, an insulating layer is formed on an aluminum pad and the top of the pad, and a metal seed layer for electroplating of a gold bump is formed again on the upper part of the insulating layer. Then, after a formation of the gold bump, the metal seed layer applied for plating is finally removed.
- this method requires forming and removing process of a metal seed layer to perform electroplating, and, thus, a manufacturing procedure becomes too complicated. Also, conventionally, a mask for photolithography, which is used for plating the gold bump, and a mask for photolithography, which is used in patterning an insulating layer formed on the top of a conductive film, are separately manufactured.
- the present invention has been made in view of the above-mentioned problems, and it is an object of the present invention to provide a method for evaluating the electrical connection between gold bumps and a method for improving a flip chip manufacturing process in forming a flip chip.
- a metal seed layer used in electroplating for forming a bump is directly used as metal pattern for forming electrical connection between bumps, so that an electrical function between bumps can be evaluated, and it is possible to omit the processes of forming and removing an electrode wire only for electroplating, which have been essential in the prior art.
- a flip chip comprising: an insulating layer arranged on a substrate; a metal patterned seed layer arranged on the insulating layer; and a plate bump layer formed on the metal seed layer, wherein the metal pattern is formed at a side of the plate bump, and is formed by patterning the metal seed layer.
- the substrate is one selected from the group consisting of a silicon wafer, a compound semiconductor, quartz, glass, and ceramic material.
- the insulating layer preferably comprises SiO 2 and Si 3 N 4 .
- the seed layer preferably comprises an adhesive layer and an electrode layer.
- the adhesive layer preferably comprises titanium, and the electrode layer comprises copper or gold.
- a flip chip manufacturing method comprising: (a) forming a seed layer on a substrate by using a conductive thin layer; (b) applying and patterning a photoresist or a dry film; (c) forming a gold bump by electroplating; (d) patterning the seed layer; (e) forming an insulating layer on the seed layer and the upper end of the gold bump; and (f) applying and patterning a photoresist or a dry film so as to pattern the insulating layer.
- steps (b) and (f) are performed by photolithography.
- a photolithography mask used in the patterning processes of step (b) is the same as that of step (f).
- step (b) it is preferable that the polarity of the photoresist or the dry film of step (b) and that of step (f) are opposite.
- step (d) comprises applying and patterning a photoresist or a dry film and etching a portion of the conductive thin film on which portion the photoresist or the dry film is not, so as to form a metal pattern for electrical connection between gold bumps.
- the present invention it is possible to omit the process of forming and removing an electrode wire by directly utilizing a metal seed layer, which is used for plating, as a metal pattern for electrical connecting between bumps. Therefore, the cost of material and a process cost can be lowered. Also, it is possible to evaluate an electrical function between the bumps by using such a metal pattern so that a flip chip having high reliability can be manufactured.
- a mask for photolithography which is used for plating a gold bump in such a manner that the polarity of a photoresist or a dry film is opposite
- a mask for photolithography which is used for pattering an insulating layer formed at an upper part of a conductive film, so that an additional unit manufacturing cost can be reduced.
- a daisy chain, etc. can be formed by patterning a seed layer for electroplating so that electrical function of a flip chip package can be evaluated.
- FIG. 1 is a schematic view illustrating a conventional procedure of manufacturing a gold bump
- FIG. 2 is a schematic view illustrating a structure where an insulating layer is formed on the upper part of a substrate
- FIG. 3 is a view illustrating a structure where a conductive thin film for plating is formed on the upper part of an insulating layer
- FIG. 4 is a view illustrating a structure where a plating wall is formed at an upper part of a conductive thin film so as to plate a gold bump, in which the plating wall is made from photoresist or a dry film;
- FIG. 5 is a view illustrating a structure where gold is formed by electroplating so as to form a gold bump
- FIG. 6 is a view illustrating a structure where a photoresist or a dry film has been removed
- FIG. 7 is a view illustrating a structure where photolithography is performed after a photoresist or a dry film is applied so as to etch a conductive thin film;
- FIG. 8 is a view illustrating a structure where a metal etching process is performed so as to pattern a conductive thin film
- FIG. 9 is a view illustrating a structure where a photoresist or a dry film is removed.
- FIG. 10 is a view illustrating a structure where an insulating layer is formed
- FIG. 11 is a view illustrating a structure where photolithography is performed after a photoresist or a dry film is applied so as to etch an insulating layer;
- FIG. 12 is a view illustrating a structure where an insulating layer is etched
- FIG. 13 is a view illustrating a structure where a photoresist or a dry film is removed.
- FIG. 14 is a view illustrating a flip chip manufactured through the processes of FIGS. 2 to 13 .
- an insulating layer 12 is formed so as to prevent electrical connection between a substrate 10 and an upper bump.
- Examples of the insulating layer 12 include SiO 2 , Si 3 N 4 , and the like.
- a conductive thin film 14 is formed so as to be used as a metal seed layer in electroplating.
- the conductive thin film 14 is divided into an adhesion layer and an electric wire layer (an electrode layer).
- an electrode layer Preferably, as the adhesive layer for improving bonding force of the conductive thin film 14 , titanium (Ti) may preferably be formed with a height of about 10 nm to 100 nm.
- the electrode layer functioning as an electrical passage copper (Cu) or gold (Au), etc. may suitably be formed with a height of about 100 nm to 1,000 nm.
- FIG. 4 is a structure where a photoresist or a dry film 16 is applied so as to form the shape of a gold bump 18 before electroplating of the gold bump 18 .
- Photolithography may be performed by using a mask coated with chrome for patterning. It is preferable that the thickness of the photoresist or the dry film is about 20 ⁇ m.
- the size of the gold bump can be made bigger or smaller than the size of the chip pad, when necessary.
- gold is electroplated so as not to exceed the height of the patterned photoresist or the dry film 16 . It is preferable that the height of the gold bump is about 10 nm to 19 ⁇ m.
- the photoresist or dry film 16 is removed when the gold bump bumps 18 is are completely formed by electroplating.
- the gold bumps 18 constitute a plate bump layer 19.
- a process of patterning the conductive thin film 14 used as a seed layer in plating is performed.
- a photoresist or dry film 22 is disposed on the conductive thin film 14 and patterned by photolithography using a new mask to provide a first portion 14A covered by the patterned photoresist 22 and a second portion 14B not covered by the patterned photoresist 22.
- a metal etching process is then performed so as to remove the second portion 14B of the conductive thin film 14 , to which the photoresist or the dry film 22 is not disposed.
- Titanium (Ti) can be etched by hydrofluoric acid (HF) diluted solution, Au can be etched by iodination potassium (KI) solution, and Cu can be etched by ferric chloride (FeCl 3 ) aqueous solution.
- HF hydrofluoric acid
- Au can be etched by iodination potassium (KI) solution
- Cu can be etched by ferric chloride (FeCl 3 ) aqueous solution.
- FIG. 9 shows a structure where the photoresist or dry film 22 used for etching of the conductive thin film 14 has been removed.
- an insulating layer 26 is formed so as to protect the thin conductive film 14 and achieve insulation from external environment.
- the insulating layer 26 includes insulating layers 26A, 26B and 26C that are formed on different surfaces. SiO 2 , Si 3 N 4 , etc. may suitably be used as the insulating layer 26 .
- a photoresist and dry film 24 is disposed on the insulating layer 26, and patterning is performed through the photolithography process, which provides the patterned photoresist film 24 on the insulating layers 26A and 26B but not on the insulating layer 26C, so as to achieve patterning of the insulating layer 26 .
- the mask used in this photolithography may be the same as the mask used in the process of FIG. 4 , except that the polarity of the photoresist or dry film 24 is changed.
- the photoresist or dry film 16 used in FIG. 4 is positive
- the photoresist or dry film 24 used in FIG. 11 is negative so as to achieve a patterning having an opposite shape.
- the insulating layer 26 26C is etched so as to expose the surface of the gold bump 18 while the insulating layers 26A and 26B are maintained under the patterned photoresist film 24.
- the photoresist or dry film 24 is removed, which was applied to etch the insulating layer 26 26C.
- FIG. 14 is a top view of a flip-chip manufactured through the processes of FIGS. 2 to 13 , which includes thereon the insulating layer 12 formed between the substrate 10 and the conductive film 14 , the gold bump 18 formed by electroplating, and the electrically connecting layer (metal patterned seed layer) 20 formed by patterning the conductive thin film used as the seed layer in electroplating.
- the present flip chips and manufacturing methods thereof can be applied to various areas. For example, it is possible to bond a core memory chip and a non-memory chip and stack a horizontal multi chip and a vertical multi chip, in the fields of high-end electronic machines, including, but not limited to, portable multimedia machines, such as cellular phones, and flat panel machines.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Disclosed is a method for manufacturing a flip chip, in which a gold typically used in a flip chip manufacturing is adhered by conductive adhesives, wherein the method comprises steps of depositing a metal seed layer on a substrate; applying and patterning a photoresist or a dry film; forming a gold bump by electroplating; patterning the seed layer; forming an insulating layer on the seed layer and upper end of the gold bump; and patterning an insulating layer. Accordingly, it is possible to manufacture a flip chip, in which electrical function between bumps can be evaluated, with less cost.
Description
This application is a continuation reissue application of application Ser. No. 16/275,199 filed Feb. 13, 2019, which is a continuation reissue application of application Ser. No. 16/274,191 filed Feb. 12, 2019, which is an application for reissue of U.S. Pat. No. 8,048,793.
This application claims under 35 U.S.C. § 119(a) the benefit of Korean Patent Application No. 10-2007-0089905 filed Sep. 5, 2007, the entire contents of which are incorporated herein by reference.
The present invention relates to a flip chip packaging technique, in which a chip and a substrate are electrically and mechanically connected with each other after the chip is flipped so as to allow a pad of the chip and the substrate to face each other.
A flip chip package has a small size and has superior electric characteristic and reliability in comparison with a package formed by a wire bonding technique. The flip chip package is obtained by directly bonding a semiconductor chip and a printed circuit board (PCB) substrate by using a metallic bump. Gold, copper and solder, etc. are applied as the metal bump. Among these, a flip-chip using a gold bump is typically bonded to a substrate by using conductive adhesives. Different from a chip using solder bumps, such a flip chip using the gold bump has recently been popular in a display field because it doesn't include harmful element such as lead to environment and human health and has superior bonding reliability.
A method for forming a gold bump includes an electroplating method, a vacuum depositing method, and a method forming a stud bump by wire bonding. Among these, the electroplating is most advantageous due to a simple manner and the low manufacturing costs.
A research for manufacturing a gold bump of a flip chip by using this electroplating method has been actively proceeded. For example, Korean patent publication NO. 10-2006-0044929 discloses a method for improving non-uniformity of a thickness of the gold bump in such a manner that metal with a low melting point is plated on a bump formed by plating or an alloy having a dome shape is formed thereon. However, after a formation of a gold bump by electroplating, the entire metallic seed layer, except for the gold bump, is etched so that only the gold bump remains on a wafer. Therefore, there is a disadvantage in that it is impossible to evaluate the electrical characteristics of the gold bump and a flip chip package bonded through electrical connection with the gold bump.
Korean patent registration NO. 10-0574986 discloses a method for forming a bump through an electroplating for a flip chip connection. A seed layer is formed for electroplating, and a shielding layer and a photosensitive mask are formed on the seed layer. Then, the exposed shielding layer, which has undergone a photolithography process and a developing process, is removed through dry etching, and a bump is formed on the exposed seed layer according to a plating method.
However, in the method according to the invention, the gold bump is formed by electroplating after the metal patterning and the shielding layer are formed. Therefore, it is necessary that an electrode wiring for forming the gold bump is formed when the metal pattern is formed, or a metallic seed layer for plating is formed and moved on a top of an insulating layer. Typically, the electrode wire is an unnecessary metal wire in an actual chip so that it has to be removed again after the gold bump is formed. Therefore, an additional process is necessary before and after the gold bump is formed thereby causing inconvenience.
As a similar example, a method for manufacturing a gold bump on an aluminum substrate by an electroplating method is announced [reference: John H. Lau, C. P. Wong, Ning-Cheng Lee, O. W. Ricky Lee, Electronics Manufacturing with Lead-free, Halogen-free, and Conductive-adhesive materials, 4.1-4.9 (2003)]. The process as shown in FIG. 1 is performed in the announced reference. That is, according to the method, an insulating layer is formed on an aluminum pad and the top of the pad, and a metal seed layer for electroplating of a gold bump is formed again on the upper part of the insulating layer. Then, after a formation of the gold bump, the metal seed layer applied for plating is finally removed. Similar to the disclosed invention, this method requires forming and removing process of a metal seed layer to perform electroplating, and, thus, a manufacturing procedure becomes too complicated. Also, conventionally, a mask for photolithography, which is used for plating the gold bump, and a mask for photolithography, which is used in patterning an insulating layer formed on the top of a conductive film, are separately manufactured.
The above information disclosed in this Background Art section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
Therefore, the present invention has been made in view of the above-mentioned problems, and it is an object of the present invention to provide a method for evaluating the electrical connection between gold bumps and a method for improving a flip chip manufacturing process in forming a flip chip.
According to the present invention, a metal seed layer used in electroplating for forming a bump is directly used as metal pattern for forming electrical connection between bumps, so that an electrical function between bumps can be evaluated, and it is possible to omit the processes of forming and removing an electrode wire only for electroplating, which have been essential in the prior art.
According to an aspect of the present invention, there is provided a flip chip comprising: an insulating layer arranged on a substrate; a metal patterned seed layer arranged on the insulating layer; and a plate bump layer formed on the metal seed layer, wherein the metal pattern is formed at a side of the plate bump, and is formed by patterning the metal seed layer.
It is preferable that the substrate is one selected from the group consisting of a silicon wafer, a compound semiconductor, quartz, glass, and ceramic material.
The insulating layer preferably comprises SiO2 and Si3N4.
The seed layer preferably comprises an adhesive layer and an electrode layer.
The adhesive layer preferably comprises titanium, and the electrode layer comprises copper or gold.
According to another aspect of the present invention, there is provided a flip chip manufacturing method comprising: (a) forming a seed layer on a substrate by using a conductive thin layer; (b) applying and patterning a photoresist or a dry film; (c) forming a gold bump by electroplating; (d) patterning the seed layer; (e) forming an insulating layer on the seed layer and the upper end of the gold bump; and (f) applying and patterning a photoresist or a dry film so as to pattern the insulating layer.
It is preferable that the patterning of steps (b) and (f) are performed by photolithography. Suitably, a photolithography mask used in the patterning processes of step (b) is the same as that of step (f).
It is preferable that the polarity of the photoresist or the dry film of step (b) and that of step (f) are opposite.
Also, it is preferable that the patterning process of step (d) comprises applying and patterning a photoresist or a dry film and etching a portion of the conductive thin film on which portion the photoresist or the dry film is not, so as to form a metal pattern for electrical connection between gold bumps.
In the present invention, it is possible to omit the process of forming and removing an electrode wire by directly utilizing a metal seed layer, which is used for plating, as a metal pattern for electrical connecting between bumps. Therefore, the cost of material and a process cost can be lowered. Also, it is possible to evaluate an electrical function between the bumps by using such a metal pattern so that a flip chip having high reliability can be manufactured.
Also, it is possible to unify a mask for photolithography, which is used for plating a gold bump in such a manner that the polarity of a photoresist or a dry film is opposite, and a mask for photolithography, which is used for pattering an insulating layer formed at an upper part of a conductive film, so that an additional unit manufacturing cost can be reduced. Also, a daisy chain, etc. can be formed by patterning a seed layer for electroplating so that electrical function of a flip chip package can be evaluated.
The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the drawings in which:
Hereinafter reference will now be made in detail to various embodiments of the present invention, examples of which are illustrated in the accompanying drawings and described below. While the invention will be described in conjunction with exemplary embodiments, it will be understood that present description is not intended to limit the invention to those exemplary embodiments. On the contrary, the invention is intended to cover not only the exemplary embodiments, but also various alternatives, modifications, equivalents and other embodiments, which may be included within the spirit and scope of the invention as defined by the appended claims.
As shown in FIG. 2 , an insulating layer 12 is formed so as to prevent electrical connection between a substrate 10 and an upper bump. Examples of the insulating layer 12 include SiO2, Si3N4, and the like.
As shown in FIG. 3 , a conductive thin film 14 is formed so as to be used as a metal seed layer in electroplating. At this time, the conductive thin film 14 is divided into an adhesion layer and an electric wire layer (an electrode layer). Preferably, as the adhesive layer for improving bonding force of the conductive thin film 14, titanium (Ti) may preferably be formed with a height of about 10 nm to 100 nm. As the electrode layer functioning as an electrical passage, copper (Cu) or gold (Au), etc. may suitably be formed with a height of about 100 nm to 1,000 nm.
As shown in FIG. 5 , gold is electroplated so as not to exceed the height of the patterned photoresist or the dry film 16. It is preferable that the height of the gold bump is about 10 nm to 19 μm.
As shown in FIG. 6 , the photoresist or dry film 16 is removed when the gold bump bumps 18 is are completely formed by electroplating. The gold bumps 18 constitute a plate bump layer 19.
In order to achieve an electrical connection between bumps, a process of patterning the conductive thin film 14 used as a seed layer in plating is performed. As shown in FIG. 7 , for example, a photoresist or dry film 22 is disposed on the conductive thin film 14 and patterned by photolithography using a new mask to provide a first portion 14A covered by the patterned photoresist 22 and a second portion 14B not covered by the patterned photoresist 22.
A metal etching process is then performed so as to remove the second portion 14B of the conductive thin film 14, to which the photoresist or the dry film 22 is not disposed. Titanium (Ti) can be etched by hydrofluoric acid (HF) diluted solution, Au can be etched by iodination potassium (KI) solution, and Cu can be etched by ferric chloride (FeCl3) aqueous solution. Through this etching process, the shape in which the conductive thin film 14 is patterned can be obtained, as shown in FIG. 8 .
As shown in FIG. 10 , an insulating layer 26 is formed so as to protect the thin conductive film 14 and achieve insulation from external environment. The insulating layer 26 includes insulating layers 26A, 26B and 26C that are formed on different surfaces. SiO2, Si3N4, etc. may suitably be used as the insulating layer 26.
As shown in FIG. 11 , a photoresist and dry film 24 is disposed on the insulating layer 26, and patterning is performed through the photolithography process, which provides the patterned photoresist film 24 on the insulating layers 26A and 26B but not on the insulating layer 26C, so as to achieve patterning of the insulating layer 26. Suitably, the mask used in this photolithography may be the same as the mask used in the process of FIG. 4 , except that the polarity of the photoresist or dry film 24 is changed. For example, in a case where the photoresist or dry film 16 used in FIG. 4 is positive, the photoresist or dry film 24 used in FIG. 11 is negative so as to achieve a patterning having an opposite shape. Through such a process, two processes can be performed by using one mask.
As shown in FIG. 12 , the insulating layer 26 26C is etched so as to expose the surface of the gold bump 18 while the insulating layers 26A and 26B are maintained under the patterned photoresist film 24.
As shown in FIG. 13 , the photoresist or dry film 24 is removed, which was applied to etch the insulating layer 26 26C.
The present flip chips and manufacturing methods thereof can be applied to various areas. For example, it is possible to bond a core memory chip and a non-memory chip and stack a horizontal multi chip and a vertical multi chip, in the fields of high-end electronic machines, including, but not limited to, portable multimedia machines, such as cellular phones, and flat panel machines.
The invention has been described in detail with reference to preferred embodiments thereof. However, it will be appreciated by those skilled in the art that changes may be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the appended claims and their equivalents.
Claims (26)
1. A flip chip comprising:
an insulating layer arranged on and directly contacted with a substrate, wherein the insulating layer covers the substrate;
a metal patterned seed layer arranged on the insulating layer and directly contacted with the insulating layer; and
a plate bump layer formed on the metal patterned seed layer, wherein one or more plate bumps are formed;
wherein a metal pattern is formed at a side of the plate bump, and is formed by patterning the metal patterned seed layer; wherein the metal pattern is at least a part of the metal patterned seed layer, and forms electrical connection between the plate bumps.
2. The flip chip as claimed in claim 1 , wherein the substrate is one selected from the group consisting of a silicon wafer, a compound semiconductor, quartz, glass, and ceramic material.
3. The flip chip as claimed in claim 1 , wherein the insulating layer comprises SiO2 or Si3N4.
4. The flip chip as claimed in claim 1 , wherein the seed layer comprises an adhesive layer and an electrode layer.
5. The flip chip as claimed in claim 4 , wherein the adhesive layer comprises titanium, and the electrode layer comprises copper or gold.
6. A flip chip manufacturing method comprising:
(a) forming a seed layer on a substrate by using a conductive thin layer;
(b) applying and patterning a photoresist or a dry film;
(c) forming gold bumps by electroplating;
(d) patterning the seed layer to form a metal pattern;
(e) forming an insulating layer on the seed layer and the upper end of the gold bumps; and
(f) applying and patterning a photoresist or a dry film so as to pattern the insulating layer;
wherein the metal pattern forms electrical connection between the gold bumps, and the polarity of the photoresist or a dry film in step b) is opposite to the polarity of photoresist or a dry film in step f).
7. The flip chip manufacturing method as claimed in claim 6 , wherein the patterning of steps (b) and (f) are performed by photolithography.
8. The flip chip manufacturing method as claimed in claim 7 , wherein a photolithography mask used in the patterning processes of step (b) is the same as that of step (f).
9. The flip chip manufacturing method as claimed in claim 6 , wherein the patterning process of step (d) comprises applying and patterning a photoresist or a dry film and etching a portion of the conductive thin film on which portion the photoresist or the dry film is not, so as to form a metal pattern for electrical connection between gold bumps.
10. A flip chip manufacturing method comprising:
(a) forming a seed layer on a substrate by using a conductive thin layer;
(b) applying and patterning a photoresist or a dry film;
(c) forming gold bumps by electroplating;
(d) patterning the seed layer to form a metal pattern;
(e) forming an insulating layer on the seed layer and the upper end of the gold bumps; and
(f) applying and patterning a photoresist or a dry film so as to pattern the insulating layer,
wherein the metal pattern forms electrical connection between the gold bumps, and the polarity of the photo-resist or a dry film in the step (b) is opposite to the polarity of photoresist or a dry film in the step (f),
wherein the step (b) of applying and patterning comprises forming a photoresist layer over the seed layer and patterning the photoresist layer to form at least two openings to expose the seed layer through the photoresist layer,
wherein the step (c) of forming gold bumps comprises electroplating at least two gold bumps in the at least two openings in which the seed layer works as an electrode for electroplating so that an electrode wire does not have to be formed for each of the gold bumps.
11. The method of claim 10,
wherein subsequent to electroplating, the photoresist layer over the seed layer is removed to provide an intermediate structure that comprises the substrate, the seed layer on the substrate, and the at least two gold bumps formed on the seed layer.
12. The method of claim 10,
wherein patterning the seed layer in the step (d) maintains a first portion of the seed layer and removes a second portion of the seed layer which exposes a portion of the substrate, whereby the metal pattern formed in the step (d) comprises the first portion of the seed layer and does not comprise the second portion of the seed layer,
wherein the insulating layer formed in the step (e) is provided over the upper end of the at least two gold bumps and over the first portion of the seed layer,
wherein the step of (f) applying and patterning removes the insulation layer provided over the upper end of the at least two gold bumps while maintaining the insulation layer over the first portion of the seed layer,
wherein the method provides a flip chip device comprising the substrate, the metal pattern, the at least two gold bumps, and the insulating layer, wherein the metal pattern is formed on the substrate and comprises the first portion of the seed layer that interconnects the at least two gold bumps, wherein the insulating layer remains over the first portion of the seed layer.
13. The method of claim 10,
wherein patterning the seed layer in the step (d) maintains a first portion of the seed layer and removes a second portion of the seed layer which exposes a portion of the substrate, whereby the metal pattern formed in the step (d) comprises the first portion of the seed layer and does not comprise the second portion of the seed layer,
wherein the insulating layer formed in the step (e) is provided over the upper end of the at least two gold bumps, over the first portion of the seed layer, and over the portion of the substrate exposed by removal of the second portion of the seed layer,
wherein the step of (f) applying and patterning removes the insulation layer provided over the upper end of the at least two gold bumps while maintaining the insulation layer over the first portion of the seed layer and also maintaining the insulation layer over the portion of the substrate exposed by removal of the second portion of the seed layer,
wherein the method provides a flip chip device comprising the substrate, the metal pattern, the at least two gold bumps, and the insulating layer, wherein the metal pattern is formed on the substrate and comprises the first portion of the seed layer that interconnects the at least two gold bumps, wherein the insulating layer remains over the first portion of the seed layer and over the portion of the substrate exposed by removal of the second portion of the seed layer.
14. The method of claim 10, wherein the substrate comprises an insulation layer on top such that the seed layer is formed on the insulation layer of the substrate.
15. The method of claim 10, wherein electroplating in the step (c) is to a level that does not exceed a height of the first photoresist layer.
16. The method of claim 10, wherein the gold bumps formed in the step (c) have a height in a range of about 10 nm to 19 μm.
17. The method of claim 10, wherein the seed layer comprises an adhesion layer and an electrode layer, wherein the adhesion layer has a thickness of about 10 nm to 100 nm, wherein the electrode layer has a thickness of about 100 nm to 1000 nm.
18. A flip chip manufacturing method comprising:
(a) forming a seed layer on a substrate by using a conductive thin layer;
(b) applying and patterning a photoresist or a dry film;
(c) forming gold bumps by electroplating;
(d) patterning the seed layer to form a metal pattern;
(e) forming an insulating layer on the seed layer and the upper end of the gold bumps; and
(f) applying and patterning a photoresist or a dry film so as to pattern the insulating layer,
wherein the metal pattern forms electrical connection between the gold bumps, and the polarity of the photo-resist or a dry film in the step (b) is opposite to the polarity of photoresist or a dry film in the step (f),
wherein the step (c) of forming gold bumps comprises electroplating at least two gold bumps using the seed layer as an electrode so that no electrode wire is needed to form the at least two gold bumps.
19. The method of claim 18,
wherein the step (d) of patterning the seed layer to form a metal pattern comprises:
forming another photoresist layer that covers the at least two gold bumps, covers a first portion of the seed layer, and does not cover a second portion of the seed layer,
subsequently etching the second portion of the seed layer that is not covered by the other photoresist layer while maintaining the at least two gold bumps and also maintaining the first portion of the seed layer that are covered by the other photoresist layer, and
subsequently removing the other photoresist layer to provide the metal pattern that comprises the first portion of the seed layer and does not comprise the second portion of the seed layer.
20. The method of claim 18,
wherein patterning the seed layer in the step (d) maintains a first portion of the seed layer and removes a second portion of the seed layer which exposes a portion of the substrate, whereby the metal pattern formed in the step (d) comprises the first portion of the seed layer and does not comprise the second portion of the seed layer,
wherein the insulating layer formed in the step (e) is provided over the upper end of the at least two gold bumps and over the first portion of the seed layer,
wherein the step of (f) applying and patterning removes the insulation layer provided over the upper end of the at least two gold bumps while maintaining the insulation layer over the first portion of the seed layer,
wherein the method provides a flip chip device comprising the substrate, the metal pattern, the at least two gold bumps, and the insulating layer, wherein the metal pattern is formed on the substrate and comprises the first portion of the seed layer that interconnects the at least two gold bumps, wherein the insulating layer remains over the first portion of the seed layer.
21. The method of claim 18,
wherein patterning the seed layer in the step (d) maintains a first portion of the seed layer and removes a second portion of the seed layer which exposes a portion of the substrate, whereby the metal pattern formed in the step (d) comprises the first portion of the seed layer and does not comprise the second portion of the seed layer,
wherein the insulating layer formed in the step (e) is provided over the upper end of the at least two gold bumps and over the first portion of the seed layer,
wherein the step of (f) applying and patterning a photoresist or a dry film comprises:
forming another photoresist layer over the insulating layer,
patterning the other photoresist layer such that the other photoresist layer stays over the insulating layer formed over the first portion of the seed layer while exposing the insulating layer formed over the upper end of the gold bumps,
subsequently etching the insulating layer formed over the upper end of the gold bumps to expose the upper end of the gold bump while maintaining the other photoresist layer staying over the insulating layer formed on the first portion of the seed layer, and
subsequently, removing the other photoresist layer to provide the flip chip device.
22. A flip chip manufacturing method comprising:
(a) forming a seed layer on a substrate by using a conductive thin layer;
(b) applying and patterning a photoresist or a dry film;
(c) forming gold bumps by electroplating;
(d) patterning the seed layer to form a metal pattern;
(e) forming an insulating layer on the seed layer and the upper end of the gold bumps; and
(f) applying and patterning a photoresist or a dry film so as to pattern the insulating layer,
wherein the metal pattern forms electrical connection between the gold bumps, and the polarity of the photo-resist or a dry film in the step (b) is opposite to the polarity of photoresist or a dry film in the step (f),
wherein the step (b) of applying and patterning a photoresist or a dry film comprises:
forming a first photoresist layer over the seed layer; and
patterning the first photoresist layer with a first mask to form at least two openings through the first photoresist layer to expose the seed layer;
wherein the step (c) of forming gold bumps comprises electroplating gold in the at least to openings to form at least two gold bumps, in which the seed layer works as an electrode for electroplating so that no separate electrode wire for electroplating is needed to form the at least two gold bumps;
wherein subsequent to electroplating, the first photoresist layer covering the seed layer is removed to provide an intermediate structure comprising the substrate, the seed layer on the substrate, and the gold bumps on the seed layer;
wherein the step (d) of patterning the seed layer to form a metal pattern comprises:
forming a second photoresist layer over the intermediate structure such that second photoresist layer covers the at least two gold bumps, covers a first portion of the seed layer, and does not cover a second portion of the seed layer,
subsequently etching the second portion of the seed layer that is not covered by the second photoresist layer while maintaining the at least two gold bumps and also maintaining the first portion of the seed layer that are covered by the second photoresist layer, and
subsequently removing the second photoresist layer to provide the metal pattern that comprises the first portion of the seed layer and does not comprise the second portion of the seed layer;
wherein the step of (e) forming an insulating layer provides the insulating layer over the upper end of the gold bumps and also over the first portion of the seed layer that interconnects the two gold bumps;
wherein the step of (f) applying and patterning a photoresist or a dry film comprises:
forming a third photoresist layer over the insulating layer,
patterning the third photoresist layer using a second mask such that the third photoresist layer stays over the insulating layer formed over the first portion of the seed layer while exposing the insulating layer formed over the upper end of the gold bumps is exposed,
subsequently etching the insulating layer formed over the upper end of the gold bumps to expose the upper end of the gold bump while maintaining the third photoresist layer staying over the insulating layer formed over the first portion of the seed layer, and
subsequently, removing the third photoresist layer to provide a flip chip device comprising the substrate, the metal pattern, the at least two gold bumps, and the insulating layer, wherein the metal pattern is formed on the substrate and comprises the first portion of the seed layer that interconnects the at least two gold bumps, wherein the insulating layer remains over the first portion of the seed layer.
23. The method of claim 22, wherein etching the second portion of the seed layer exposes a portion of the substrate, wherein subsequent to removing the second photoresist layer the portion of the substrate is still exposed, wherein the insulating layer is formed on the portion of the substrate in addition to on the upper end of the gold bumps and on the first portion of the seed layer, wherein the third photoresist layer formed over the insulating layer is also over the portion of the substrate, wherein the third photoresist layer formed over the portion of the substrate remains after patterning the third photoresist layer, wherein the third photoresist layer formed over the portion of the substrates remains after etching the exposed insulating layer, wherein after removing the third photoresist layer, the insulating layer over the portion of the substrate is exposed in the flip chip device.
24. The method of claim 22, wherein the substrate comprises an insulation layer on top such that the seed layer is formed on the insulation layer of the substrate.
25. The method of claim 22, wherein the photoresist of the first photoresist layer has a positive polarity, and the photoresist of the third photoresist layer has a negative polarity.
26. The method of claim 22, wherein the seed layer comprises an adhesion layer and an electrode layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/164,378 USRE49286E1 (en) | 2007-09-05 | 2021-02-01 | Method of making flip chip |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2007-0089905 | 2007-09-05 | ||
KR1020070089905A KR100874588B1 (en) | 2007-09-05 | 2007-09-05 | Manufacturing method of flip chip for electrical function test |
US12/203,280 US8048793B2 (en) | 2007-09-05 | 2008-09-03 | Flip chip for electrical function test and manufacturing method thereof |
US16/274,191 USRE48421E1 (en) | 2007-09-05 | 2019-02-12 | Flip chip and method of making flip chip |
US16/275,199 USRE48422E1 (en) | 2007-09-05 | 2019-02-13 | Method of making flip chip |
US17/164,378 USRE49286E1 (en) | 2007-09-05 | 2021-02-01 | Method of making flip chip |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/203,280 Reissue US8048793B2 (en) | 2007-09-05 | 2008-09-03 | Flip chip for electrical function test and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE49286E1 true USRE49286E1 (en) | 2022-11-08 |
Family
ID=40372777
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/203,280 Ceased US8048793B2 (en) | 2007-09-05 | 2008-09-03 | Flip chip for electrical function test and manufacturing method thereof |
US16/274,191 Active USRE48421E1 (en) | 2007-09-05 | 2019-02-12 | Flip chip and method of making flip chip |
US17/164,378 Active USRE49286E1 (en) | 2007-09-05 | 2021-02-01 | Method of making flip chip |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/203,280 Ceased US8048793B2 (en) | 2007-09-05 | 2008-09-03 | Flip chip for electrical function test and manufacturing method thereof |
US16/274,191 Active USRE48421E1 (en) | 2007-09-05 | 2019-02-12 | Flip chip and method of making flip chip |
Country Status (2)
Country | Link |
---|---|
US (3) | US8048793B2 (en) |
KR (1) | KR100874588B1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100874588B1 (en) * | 2007-09-05 | 2008-12-16 | 성균관대학교산학협력단 | Manufacturing method of flip chip for electrical function test |
JP4811437B2 (en) * | 2008-08-11 | 2011-11-09 | 日本テキサス・インスツルメンツ株式会社 | Mounting electronic components on IC chips |
CN101807532B (en) * | 2010-03-30 | 2012-05-09 | 上海凯虹科技电子有限公司 | Ultra-thin chip inversely packaging method and packaged body |
CN110182752B (en) * | 2018-02-22 | 2022-02-11 | 上海新微技术研发中心有限公司 | Method for forming fine structure by electroplating, fine structure and electronic device |
US11817406B2 (en) * | 2021-09-23 | 2023-11-14 | Qualcomm Incorporated | Semiconductor die employing repurposed seed layer for forming additional signal paths to back end-of-line (BEOL) structure, and related integrated circuit (IC) packages and fabrication methods |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5130275A (en) * | 1990-07-02 | 1992-07-14 | Digital Equipment Corp. | Post fabrication processing of semiconductor chips |
US5541135A (en) | 1995-05-30 | 1996-07-30 | Motorola, Inc. | Method of fabricating a flip chip semiconductor device having an inductor |
US20040040855A1 (en) | 2002-08-28 | 2004-03-04 | Victor Batinovich | Method for low-cost redistribution and under-bump metallization for flip-chip and wafer-level BGA silicon device packages |
US20050277283A1 (en) * | 2004-06-12 | 2005-12-15 | Megic Corporation | Chip structure and method for fabricating the same |
US20060019490A1 (en) * | 2004-07-09 | 2006-01-26 | Chiu-Ming Chou | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
KR20060018621A (en) | 2004-08-25 | 2006-03-02 | 삼성전자주식회사 | Method of forming bump for flip chip connection |
KR20070059842A (en) | 2005-12-07 | 2007-06-12 | 한국전자통신연구원 | Gold bump by electroplating and fabrication method thereof |
US20070275503A1 (en) * | 2006-05-18 | 2007-11-29 | Megica Corporation | Method for fabricating chip package |
US7485967B2 (en) * | 2005-03-10 | 2009-02-03 | Sanyo Electric Co., Ltd. | Semiconductor device with via hole for electric connection |
JP4397583B2 (en) | 2002-12-24 | 2010-01-13 | 株式会社フジクラ | Semiconductor device |
US7723225B2 (en) * | 2006-02-07 | 2010-05-25 | Stats Chippac Ltd. | Solder bump confinement system for an integrated circuit package |
USRE48422E1 (en) * | 2007-09-05 | 2021-02-02 | Research & Business Foundation Sungkyunkwan Univ. | Method of making flip chip |
USRE48421E1 (en) * | 2007-09-05 | 2021-02-02 | Research & Business Foundation Sungkyunkwan Univ. | Flip chip and method of making flip chip |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000114413A (en) * | 1998-09-29 | 2000-04-21 | Sony Corp | Semiconductor device, its manufacture, and method for mounting parts |
US6864574B1 (en) * | 1999-11-29 | 2005-03-08 | Matsushita Electric Industrial Co., Ltd. | Semiconductor package |
US6787926B2 (en) * | 2001-09-05 | 2004-09-07 | Taiwan Semiconductor Manufacturing Co., Ltd | Wire stitch bond on an integrated circuit bond pad and method of making the same |
US6696356B2 (en) * | 2001-12-31 | 2004-02-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of making a bump on a substrate without ribbon residue |
US20040222520A1 (en) * | 2002-09-19 | 2004-11-11 | Yonggang Jin | Integrated circuit package with flat metal bump and manufacturing method therefor |
KR100581279B1 (en) * | 2003-06-02 | 2006-05-17 | 삼성전자주식회사 | Composition for removing photoresist and method for forming a bump of a semiconductor device using the same |
KR100510543B1 (en) * | 2003-08-21 | 2005-08-26 | 삼성전자주식회사 | Method for forming bump without surface defect |
KR100659527B1 (en) * | 2003-10-22 | 2006-12-20 | 삼성전자주식회사 | Semiconductor chip having three dimension type ubm for flip chip bonding and mounting structure thereof |
KR100585104B1 (en) * | 2003-10-24 | 2006-05-30 | 삼성전자주식회사 | Fabricating method of a ultra thin flip-chip package |
TWI239574B (en) * | 2004-03-18 | 2005-09-11 | Ind Tech Res Inst | The method of conductive particles dispersing |
KR100605315B1 (en) * | 2004-07-30 | 2006-07-28 | 삼성전자주식회사 | Input/output pad structure of integrated circuit chip |
JP2006080493A (en) * | 2004-08-12 | 2006-03-23 | Ricoh Microelectronics Co Ltd | Electrode substrate |
KR100835277B1 (en) * | 2006-11-23 | 2008-06-05 | 삼성전자주식회사 | Fabrication method of electronic device having a sacrificial anode and electronic device fabricated thereby |
TW200832542A (en) * | 2007-01-24 | 2008-08-01 | Chipmos Technologies Inc | Semiconductor structure and method for forming the same |
TWI334183B (en) * | 2007-02-15 | 2010-12-01 | Chipmos Technologies Inc | Conductive structure for a semiconductor integrated circuit and method for forming the same |
TW200836276A (en) * | 2007-02-16 | 2008-09-01 | Chipmos Technologies Inc | Conductive structure for a semiconductor integrated circuit and method for forming the same |
US7868457B2 (en) * | 2007-09-14 | 2011-01-11 | International Business Machines Corporation | Thermo-compression bonded electrical interconnect structure and method |
KR100924554B1 (en) * | 2007-11-30 | 2009-11-02 | 주식회사 하이닉스반도체 | Flip chip package and method of manuafacturing thereof |
US8294276B1 (en) * | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US9967977B1 (en) * | 2013-06-18 | 2018-05-08 | Cree Fayetteville, Inc. | Step etched metal electrical contacts |
JP2018098487A (en) * | 2016-12-14 | 2018-06-21 | 株式会社村田製作所 | Semiconductor module |
-
2007
- 2007-09-05 KR KR1020070089905A patent/KR100874588B1/en not_active IP Right Cessation
-
2008
- 2008-09-03 US US12/203,280 patent/US8048793B2/en not_active Ceased
-
2019
- 2019-02-12 US US16/274,191 patent/USRE48421E1/en active Active
-
2021
- 2021-02-01 US US17/164,378 patent/USRE49286E1/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5130275A (en) * | 1990-07-02 | 1992-07-14 | Digital Equipment Corp. | Post fabrication processing of semiconductor chips |
US5541135A (en) | 1995-05-30 | 1996-07-30 | Motorola, Inc. | Method of fabricating a flip chip semiconductor device having an inductor |
US20040040855A1 (en) | 2002-08-28 | 2004-03-04 | Victor Batinovich | Method for low-cost redistribution and under-bump metallization for flip-chip and wafer-level BGA silicon device packages |
JP4397583B2 (en) | 2002-12-24 | 2010-01-13 | 株式会社フジクラ | Semiconductor device |
US20050277283A1 (en) * | 2004-06-12 | 2005-12-15 | Megic Corporation | Chip structure and method for fabricating the same |
US20060019490A1 (en) * | 2004-07-09 | 2006-01-26 | Chiu-Ming Chou | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
KR20060018621A (en) | 2004-08-25 | 2006-03-02 | 삼성전자주식회사 | Method of forming bump for flip chip connection |
US7485967B2 (en) * | 2005-03-10 | 2009-02-03 | Sanyo Electric Co., Ltd. | Semiconductor device with via hole for electric connection |
KR20070059842A (en) | 2005-12-07 | 2007-06-12 | 한국전자통신연구원 | Gold bump by electroplating and fabrication method thereof |
US7723225B2 (en) * | 2006-02-07 | 2010-05-25 | Stats Chippac Ltd. | Solder bump confinement system for an integrated circuit package |
US20070275503A1 (en) * | 2006-05-18 | 2007-11-29 | Megica Corporation | Method for fabricating chip package |
USRE48422E1 (en) * | 2007-09-05 | 2021-02-02 | Research & Business Foundation Sungkyunkwan Univ. | Method of making flip chip |
USRE48421E1 (en) * | 2007-09-05 | 2021-02-02 | Research & Business Foundation Sungkyunkwan Univ. | Flip chip and method of making flip chip |
Non-Patent Citations (1)
Title |
---|
Notice to File a Response in Korean Application No. 10-2007-0089905. |
Also Published As
Publication number | Publication date |
---|---|
US20090057921A1 (en) | 2009-03-05 |
US8048793B2 (en) | 2011-11-01 |
KR100874588B1 (en) | 2008-12-16 |
USRE48421E1 (en) | 2021-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE49286E1 (en) | Method of making flip chip | |
US7294929B2 (en) | Solder ball pad structure | |
US6597069B1 (en) | Flip chip metallization | |
US6989326B2 (en) | Bump manufacturing method | |
JP3888854B2 (en) | Manufacturing method of semiconductor integrated circuit | |
TWI286454B (en) | Electrical connector structure of circuit board and method for fabricating the same | |
US6853084B2 (en) | Substrate within a Ni/Au structure electroplated on electrical contact pads and method for fabricating the same | |
EP1209735A2 (en) | Semiconductor device and production process thereof | |
US20050242446A1 (en) | Integrated circuit package with different hardness bump pad and bump and manufacturing method therefor | |
JPH04155835A (en) | Manufacture of integrated circuit device | |
JP2003324120A (en) | Connecting terminal, its manufacturing method, semiconductor device and its manufacturing method | |
JP2003152014A (en) | Semiconductor device and method for manufacturing the same | |
JP2004501504A (en) | Method and apparatus for forming an interconnect structure | |
JP2001156203A (en) | Printed wiring board for mounting semiconductor chip | |
USRE48422E1 (en) | Method of making flip chip | |
US6639314B2 (en) | Solder bump structure and a method of forming the same | |
JPH07201864A (en) | Projection electrode formation method | |
US20040222520A1 (en) | Integrated circuit package with flat metal bump and manufacturing method therefor | |
US20070126110A1 (en) | Circuit film with bump, film package using the same, and related fabrication methods | |
US6429046B1 (en) | Flip chip device and method of manufacture | |
JP2005057264A (en) | Packaged electric structure and its manufacturing method | |
US20030157789A1 (en) | Bump manufacturing method | |
US7541273B2 (en) | Method for forming bumps | |
JP2003158145A (en) | Forming method of bump, flip chip as well as semiconductor device and manufacturing method thereof, circuit substrate and electronic instrument | |
JP2001148393A (en) | Bump forming method, semiconductor device and its manufacturing method, wiring board, and electronic equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 12 |