USRE47977E1 - Data control circuit - Google Patents

Data control circuit Download PDF

Info

Publication number
USRE47977E1
USRE47977E1 US16/221,618 US201816221618A USRE47977E US RE47977 E1 USRE47977 E1 US RE47977E1 US 201816221618 A US201816221618 A US 201816221618A US RE47977 E USRE47977 E US RE47977E
Authority
US
United States
Prior art keywords
type transistor
terminal
coupled
circuit
output stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/221,618
Inventor
Tse-Hung WU
Chao-Kai Tu
Chia-Wei Su
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Novatek Microelectronics Corp
Original Assignee
Novatek Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Novatek Microelectronics Corp filed Critical Novatek Microelectronics Corp
Priority to US16/221,618 priority Critical patent/USRE47977E1/en
Application granted granted Critical
Publication of USRE47977E1 publication Critical patent/USRE47977E1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017509—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0054—Gating switches, e.g. pass gates

Abstract

A data control circuit includes an output stage circuit, a switch circuit, and an impedance module. The output stage circuit outputs a data signal. An input terminal of the switch circuit is coupled to an output terminal of the output stage circuit, and an output terminal of the switch circuit is coupled to a post-stage circuit. According to a control of a control signal, the switch circuit determines whether to transmit the data signal of the output stage circuit to the post-stage circuit. The impedance module is configured in the output stage circuit, configured between the output stage circuit and the switch circuit, or configured in the switch circuit. Here, the impedance module reduces noise flowing from the switch circuit to the output stage circuit.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a reissue application of U.S. application Ser. No. 14/582,201 which is a divisional application of and claims the priority benefit of a prior application Ser. No. 13/938,225, filed on Jul. 9, 2013, now pending. The prior application Ser. No. 13/938,225 claims the priority benefit of Taiwan application serial no. 101149597, filed on Dec. 24, 2012. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
BACKGROUND OF THE INVENTION
Field of the Invention
The invention relates to an electronic circuit, and more particularly to a data control circuit capable of reducing switching noise.
Description of Related Art
When data transmission technologies are applied, a switch device or a switch circuit is often configured on a transmission path in a circuitry system, so as to control transmission of data and information in the circuitry system. Nonetheless, a pre-stage circuit coupled to the switch circuit may be interfered by the noise generated by the switch circuit, such that data of the pre-stage circuit cannot be correctly processed. Therefore, how to effectively eliminate or reduce the switching noise in a data control circuit and prevent the noise from affecting the correct transmission of signals is one of the topics worth discussing.
SUMMARY OF THE INVENTION
The invention is directed to a data control circuit for reducing noise flowing from a switch circuit to an output stage circuit (a pre-stage circuit), so as to prevent the operation of the pre-stage circuit from being interfered.
In an embodiment of the invention, a data control circuit that includes an output stage circuit, a switch circuit, and an impedance module is provided. The output stage circuit outputs a data signal. The output stage circuit comprises a first n-type transistor and a first p-type transistor. The source terminal of the first n-type transistor is coupled to a ground voltage. The gate terminal of the first n-type transistor is coupled to the input terminal of the output stage circuit. The gate terminal of the first p-type transistor is coupled to the gate terminal of the first n-type transistor. The drain terminal of the first p-type transistor is coupled to an output terminal of the output stage circuit. The source terminal of the first p-type transistor is coupled to a system voltage. The input terminal of the switch circuit is coupled to the output terminal of the output stage circuit. The output terminal of the switch circuit is coupled to a post-stage circuit. Wherein, the switch circuit determines whether to transmit the data signal of the output stage circuit to the post-stage circuit according to a control signal. The impedance module is configured in the output stage circuit for reducing noise flowing from the switch circuit to the output stage circuit. Wherein, the impedance module is coupled between a drain terminal of the first n-type transistor and the output terminal of the output stage circuit.
In view of the above, the impedance module is additionally configured on a path where the noise flows, so as to effectively reduce noise interference caused by the switch circuit in the data control circuit.
In order to make the aforementioned and other features and advantages of the invention comprehensible, embodiments accompanied with figures are described in detail below.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic block diagram illustrating a data control circuit according to an embodiment of the invention.
FIG. 2 is a schematic diagram illustrating a data control circuit according to a first embodiment of the invention.
FIG. 3 is a schematic diagram illustrating a data control circuit according to a second embodiment of the invention.
FIG. 4 is a schematic diagram illustrating a data control circuit according to a third embodiment of the invention.
FIG. 5 is a schematic diagram illustrating a data control circuit according to a fourth embodiment of the invention.
FIG. 6 is a schematic diagram illustrating a data control circuit according to a fifth embodiment of the invention.
FIG. 7 is a schematic diagram illustrating a data control circuit according to a sixth embodiment of the invention.
FIG. 8 is a schematic diagram illustrating a data control circuit according to a seventh embodiment of the invention.
FIG. 9 is a schematic diagram illustrating a data control circuit according to an eighth embodiment of the invention.
FIG. 10 is a schematic diagram illustrating a data control circuit according to a ninth embodiment of the invention.
FIG. 11 is a schematic diagram illustrating a data control circuit according to a tenth embodiment of the invention.
FIG. 12 is a schematic diagram illustrating a data control circuit according to an eleventh embodiment of the invention.
FIG. 13 is a schematic diagram illustrating a data control circuit according to a twelfth embodiment of the invention.
FIG. 14 is a schematic diagram illustrating a data control circuit according to a thirteenth embodiment of the invention.
FIG. 15 is a schematic diagram illustrating a data control circuit according to a fourteenth embodiment of the invention.
FIG. 16 is a schematic diagram illustrating a data control circuit according to a fifteenth embodiment of the invention.
 DETAILED DESCRIPTION OF DISCLOSED EMBODIMENTS
FIG. 1 is a schematic block diagram illustrating a data control circuit according to an embodiment of the invention. With reference to FIG. 1, a data control circuit 100 includes an output stage circuit 60 and a switch circuit 80. An output terminal of the output stage circuit 60 is coupled to an input terminal of the switch circuit 80, so as to output a data signal. An output terminal of the switch circuit 80 is coupled to a post-stage circuit 10. In different embodiments, the output stage circuit 60 may include an inverter circuit, a latch, a buffer, or any other signal output circuit. The switch circuit 80 determines whether to transmit the data signal of the output stage circuit 60 to the post-stage circuit 10 according to a control of a control signal.
In the present embodiment, the data control circuit 100 further includes an impedance module which is not shown in FIG. 1 but will be elaborated hereinafter. The impedance module is configured in the output stage circuit 60, configured between the output stage circuit 60 and the switch circuit 80, or configured in the switch circuit 80. Since the impedance module is configured on a path where noise flows, the impedance module is able to effectively reduce the noise flowing from the switch circuit 80 to the output stage circuit 60. Here, the impedance module may be at least one resistor, an n-type transistor (i.e., an n-channel transistor), a p-type transistor (i.e., a p-channel transistor), or any other circuit that may provide impedance.
FIG. 2 is a schematic diagram illustrating a data control circuit according to a first embodiment of the invention. With reference to FIG. 1 and FIG. 2, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. In the present embodiment, the output stage circuit 60 includes a first inverter circuit. An input terminal of the first inverter circuit is coupled to an input terminal of the output stage circuit 60, and an output terminal of the first inverter circuit is coupled to the output terminal of the output stage circuit 60. The first inverter circuit may be implemented in different manner according to different embodiments. For instance, the first inverter circuit may include an n-type transistor N1 and a p-type transistor P1. As shown in FIG. 2, a source terminal of the n-type transistor N1 is coupled to a ground voltage Vss through the impedance module 110, a drain terminal of the n-type transistor N1 is coupled to the drain terminal of the p-type transistor P1, and a gate terminal of the n-type transistor N1 is coupled to a gate terminal of the p-type transistor P1. The gate terminal of the p-type transistor P1 is coupled to the input terminal of the output stage circuit 60, the drain terminal of the p-type transistor P1 is coupled to the output terminal of the output stage circuit 60, and a source terminal of the p-type transistor P1 is coupled to a system voltage Vdd.
The switch circuit 80 includes an n-type transistor N2 and a p-type transistor P2. As shown in FIG. 2, a source terminal of the n-type transistor N2 is coupled to an output terminal of the switch circuit 80, a drain terminal of the n-type transistor N2 is coupled to an input terminal of the switch circuit 80, and a gate terminal of the n-type transistor N2 is controlled by a control signal V4. A source terminal of the p-type transistor P2 is coupled to the input terminal of the switch circuit 80, a drain terminal of the p-type transistor P2 is coupled to the output terminal of the switch circuit 80, and a gate terminal of the p-type transistor P2 is controlled by a control signal V3. Here, the control signal V3 and the control signal V4 are inverted.
In the present embodiment, the data control circuit 100 is configured in a p-type substrate of an integrated circuit. Since the n-type transistor N2 is located in the p-type substrate, the switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, a bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. Accordingly, all circuits coupled to the ground voltage Vss are interfered by the noise generated by the switch circuit 80. The impedance module 110 is located between the source terminal of the n-type transistor N1 and the ground voltage Vss, i.e., on the path where the noise flows, such that the amount of noise flowing to the ground voltage Vss may be significantly reduced. Here, the impedance module 110 may be an n-type transistor, for instance. A drain terminal of the n-type transistor is coupled to the source terminal of the n-type transistor N1, a source terminal of the n-type transistor is coupled to the ground voltage Vss, and a gate terminal of the n-type transistor is coupled to a fixed control voltage, for instance, so as to reduce the amount of noise energy. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
However, the way to implement the data control circuit 100 shown in FIG. 1 should not be limited to that shown in FIG. 2. FIG. 3 is a schematic diagram illustrating a data control circuit according to a second embodiment of the invention. With reference to FIG. 1 and FIG. 3, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 3 may be deduced from the description of the embodiment shown in FIG. 2. Different from FIG. 2, FIG. 3 shows that the impedance module 110 is located between the source terminal of the p-type transistor P1 and the system voltage Vdd.
In the present embodiment, the data control circuit 100 is configured in an n-type substrate of an integrated circuit. Since the p-type transistor P2 is located in the n-type substrate, the switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, a bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. Accordingly, all circuits coupled to the system voltage Vdd are interfered by the noise generated by the switch circuit 80. The impedance module 110 is located between the source terminal of the p-type transistor P1 and the system voltage Vdd, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
FIG. 4 is a schematic diagram illustrating a data control circuit according to a third embodiment of the invention. With reference to FIG. 1 and FIG. 4, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 4 may be deduced from the description of the embodiment shown in FIG. 2. Different from FIG. 2, FIG. 4 shows that the impedance module 110 is located between the drain terminal of the n-type transistor N1 and the output terminal of the output stage circuit 60.
In the present embodiment, the data control circuit 100 is configured in a p-type substrate of an integrated circuit. Since the n-type transistor N2 is located in the p-type substrate, the switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the drain terminal of the n-type transistor N1 and the output terminal of the output stage circuit 60, i.e., on the path where the noise flows, such that the amount of noise flowing to the ground voltage Vss may be significantly reduced. Here, the impedance module 110 may be a n-type transistor, for instance. A source terminal of the n-type transistor of the impedance module 110 is coupled to the drain terminal of the n-type transistor N1, a drain terminal of the n-type transistor of the impedance module 110 is coupled to the output terminal of the output stage circuit 60, and a gate terminal of the n-type transistor of the impedance module 110 is coupled to a fixed control voltage, for instance, so as to reduce the amount of noise energy. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
FIG. 5 is a schematic diagram illustrating a data control circuit according to a fourth embodiment of the invention. With reference to FIG. 1 and FIG. 5, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 5 may be deduced from the description of the embodiment shown in FIG. 3. Different from FIG. 3, FIG. 5 shows that the impedance module 110 is located between the drain terminal of the p-type transistor P1 and the output terminal of the output stage circuit 60.
In the present embodiment, the data control circuit 100 is configured in an n-type substrate of an integrated circuit. Since the p-type transistor P2 is located in the n-type substrate, the switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, a bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. The impedance module 110 is located between the drain terminal of the p-type transistor P1 and the output terminal of the output stage circuit 60, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
FIG. 6 is a schematic diagram illustrating a data control circuit according to a fifth embodiment of the invention. With reference to FIG. 1 and FIG. 6, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 6 may be deduced from the descriptions of the embodiments shown in FIG. 2 to FIG. 5. Different from FIG. 2 to FIG. 5, FIG. 6 shows that the impedance module 110 is coupled to a transmission path between the output terminal of the output stage circuit 60 and the input terminal of the switch circuit 80.
In some embodiments of the invention, the switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, the bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. In other embodiments of the invention, the switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the output terminal of the output stage circuit 60 and the input terminal of the switch circuit 80, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd and the ground voltage Vss may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
FIG. 7 is a schematic diagram illustrating a data control circuit according to a sixth embodiment of the invention. With reference to FIG. 1 and FIG. 7, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 7 may be deduced from the description of the embodiment shown in FIG. 2. Different from FIG. 2, FIG. 7 shows that the impedance module 110 is coupled between the drain terminal of the n-type transistor N2 and the input terminal of the switch circuit 80.
In the present embodiment, the data control circuit 100 is configured in a p-type substrate of an integrated circuit. Since the n-type transistor N2 is located in the p-type substrate, the switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the drain terminal of the n-type transistor N2 and the input terminal of the switch circuit 80, i.e., on the path where the noise flows, such that the amount of noise flowing to the ground voltage Vss may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
FIG. 8 is a schematic diagram illustrating a data control circuit according to a seventh embodiment of the invention. With reference to FIG. 1 and FIG. 7, a data control circuit 100 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 8 may be deduced from the description of the embodiment shown in FIG. 3. Different from FIG. 3, FIG. 8 shows that the impedance module 110 is coupled between the input terminal of the switch circuit 80 and the source terminal of the p-type transistor P2.
In the present embodiment, the data control circuit 100 is configured in an n-type substrate of an integrated circuit. Since the p-type transistor P2 is located in the n-type substrate, the switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, a bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. The impedance module 110 is located between the input terminal of the switch circuit 80 and the source terminal of the p-type transistor P2, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 100.
However, the way to implement the output stage circuit 60 shown in FIG. 1 should not be limited to those shown in FIG. 2 to FIG. 8. FIG. 9 is a schematic diagram illustrating a data control circuit according to an eighth embodiment of the invention. With reference to FIG. 1 and FIG. 9, the data control circuit 200 shown in FIG. 9 may be deduced from the descriptions of the data control circuit 100 shown in FIG. 1 to FIG. 8. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. Different from FIG. 2, FIG. 9 shows that the output stage circuit 60 includes a first inverter circuit and a second inverter circuit. An input terminal of the first inverter circuit is coupled to an input terminal of the output stage circuit 60, and an output terminal of the first inverter circuit is coupled to the output terminal of the output stage circuit 60. An input terminal of the second inverter circuit is coupled to the output terminal of the first inverter circuit, and an output terminal of the second inverter circuit is coupled to the input terminal of the first inverter circuit. The first inverter circuit and the second inverter circuit may be implemented in different manner according to different embodiments. The first inverter circuit includes the n-type transistor N1 and the p-type transistor P1, and the second inverter circuit includes an n-type transistor N4 and a p-type transistor P3, for instance.
As shown in FIG. 9, a source terminal of the n-type transistor N1 is coupled to the ground voltage Vss through the impedance module 110, a drain terminal of the n-type transistor N1 and a drain terminal of the p-type transistor P1 are collectively coupled to the output terminal of the output stage circuit 60, a gate terminal of the n-type transistor N1 and a gate terminal of the p-type transistor P1 are collectively coupled to the input terminal of the output stage circuit 60, and a source terminal of the p-type transistor P1 is coupled to the system voltage Vdd. Besides, a source terminal of the p-type transistor P3 is coupled to the system voltage Vdd, a drain terminal of the n-type transistor N4 and a drain terminal of the p-type transistor P3 are collectively coupled to the input terminal of the output stage circuit 60, a gate terminal of the n-type transistor N4 and a gate terminal of the p-type transistor P3 are collectively coupled to the output terminal of the output stage circuit 60, and a source terminal of the n-type transistor N4 is coupled to the ground voltage Vss.
In the present embodiment, the data control circuit 200 is configured in a p-type substrate of an integrated circuit. The switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the source terminal of the n-type transistor N1 and the ground voltage Vss, i.e., on the path where the noise flows, such that the amount of noise flowing to the ground voltage Vss may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
FIG. 10 is a schematic diagram illustrating a data control circuit according to a ninth embodiment of the invention. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 10 may be deduced from the descriptions of the embodiments shown in FIG. 3 and FIG. 9. Different from FIG. 9, FIG. 10 shows that the impedance module 110 is located between the source terminal of the p-type transistor P1 and the system voltage Vdd.
In the present embodiment, the data control circuit 200 is configured in an n-type substrate of an integrated circuit. The switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, the bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. The impedance module 110 is located between the source terminal of the p-type transistor P1 and the system voltage Vdd, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
FIG. 11 is a schematic diagram illustrating a data control circuit according to a tenth embodiment of the invention. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 11 may be deduced from the descriptions of the embodiments shown in FIG. 4 and FIG. 9. Different from FIG. 9, FIG. 11 shows that the impedance module 110 is located between the drain terminal of the n-type transistor N1 and the output terminal of the output stage circuit 60.
In the present embodiment, the data control circuit 200 is configured in a p-type substrate of an integrated circuit. The switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the drain terminal of the n-type transistor N1 and the output terminal of the output stage circuit 60, i.e., on the path where the noise flows, such that the amount of noise flowing to the ground voltage Vss may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
FIG. 12 is a schematic diagram illustrating a data control circuit according to an eleventh embodiment of the invention. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 12 may be deduced from the descriptions of the embodiments shown in FIG. 5 and FIG. 10. Different from FIG. 10, FIG. 12 shows that the impedance module 110 is located between the drain terminal of the p-type transistor P1 and the output terminal of the output stage circuit 60.
In the present embodiment, the data control circuit 200 is configured in an n-type substrate of an integrated circuit. The switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, the bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. The impedance module 110 is located between the drain terminal of the p-type transistor P1 and the output terminal of the output stage circuit 60, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
FIG. 13 is a schematic diagram illustrating a data control circuit according to a twelfth embodiment of the invention. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 13 may be deduced from the descriptions of the embodiments shown in FIG. 6 and FIG. 9 to FIG. 12. Different from FIG. 9 to FIG. 12, FIG. 13 shows that the impedance module 110 is coupled to a transmission path between the output terminal of the output stage circuit 60 and the input terminal of the switch circuit 80.
In some embodiments of the invention, the switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, the bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. In other embodiments of the invention, the switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the output terminal of the output stage circuit 60 and the input terminal of the switch circuit 80, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd and the ground voltage Vss may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
FIG. 14 is a schematic diagram illustrating a data control circuit according to a thirteenth embodiment of the invention. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 14 may be deduced from the descriptions of the embodiments shown in FIG. 7 and FIG. 9. Different from FIG. 9, FIG. 14 shows that the impedance module 110 is coupled between the drain terminal of the n-type transistor N2 and the input terminal of the switch circuit 80.
In the present embodiment, the data control circuit 200 is configured in a p-type substrate of an integrated circuit. The switching noise (or the substrate noise) flows to the ground voltage Vss through the drain terminal of the n-type transistor N2, the drain terminal of the n-type transistor N1, the bulk of the n-type transistor N1, and the source terminal of the n-type transistor N1. The impedance module 110 is located between the drain terminal of the n-type transistor N2 and the input terminal of the switch circuit 80, i.e., on the path where the noise flows, such that the amount of noise flowing to the ground voltage Vss may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
FIG. 15 is a schematic diagram illustrating a data control circuit according to a fourteenth embodiment of the invention. The data control circuit 200 includes an output stage circuit 60, a switch circuit 80, and an impedance module 110. The description of the embodiment depicted in FIG. 15 may be deduced from the descriptions of the embodiments shown in FIG. 8 and FIG. 10. Different from FIG. 10, FIG. 15 shows that the impedance module 110 is coupled between the source terminal of the p-type transistor P2 and the input terminal of the switch circuit 80.
In the present embodiment, the data control circuit 200 is configured in an n-type substrate of an integrated circuit. The switching noise (or the substrate noise) flows to the system voltage Vdd through the source terminal of the p-type transistor P2, the drain terminal of the p-type transistor P1, the bulk of the p-type transistor P1, and the source terminal of the p-type transistor P1. The impedance module 110 is located between the input terminal of the switch circuit 80 and the source terminal of the p-type transistor P2, i.e., on the path where the noise flows, such that the amount of noise flowing to the system voltage Vdd may be significantly reduced. Accordingly, the noise interference caused by the switch circuit 80 may be effectively reduced by the data control circuit 200.
In addition to the above-mentioned manner to implement the output stage circuit 60 in the data control circuit 200, as provided in the eight embodiment to the fourteenth embodiment, the output stage circuit 60 in other embodiments may also be equipped with an n-type transistor N3 and a p-type transistor P4 which are controlled by a clock signal CLK and an inverting clock signal CLK.
FIG. 16 is a schematic diagram illustrating a data control circuit according to a fifteenth embodiment of the invention. With reference to FIG. 16, a data control circuit 200 includes an output stage circuit 60 and a switch circuit 80. The description of the embodiment depicted in FIG. 16 may be deduced from the descriptions of the embodiments shown in FIG. 9 to FIG. 15. Different from FIG. 9 to FIG. 15, FIG. 16 shows that the output stage circuit 60 further includes an n-type transistor N3 and a p-type transistor P4. As shown in FIG. 16, the source terminal of the p-type transistor P3 is coupled to the system voltage Vdd, and the drain terminal of the p-type transistor P3 is coupled to the source terminal of the p-type transistor P4. The drain terminal of the p-type transistor P4 and the drain terminal of the n-type transistor N3 are collectively coupled to the input terminal of the output stage circuit 60. The gate terminal of the n-type transistor N4 and the gate terminal of the p-type transistor P3 are collectively coupled to the output terminal of the output stage circuit 60. The gate terminal of the n-type transistor N3 and the gate terminal of the p-type transistor P4 are respectively coupled to the clock signal CLK and the inverting clock signal CLK. The source terminal of the n-type transistor N3 is coupled to the drain terminal of the n-type transistor N4, and the source terminal of the n-type transistor N4 is coupled to the ground voltage Vss.
Note that the descriptions of the data control circuit 200 as shown in FIG. 16 may also be deduced from the descriptions of the impedance module 110 provided in the eighth embodiment to the fourteenth embodiment above, and therefore no further descriptions are provided hereinafter. The impedance module (not shown in FIG. 16) is configured in the output stage circuit 60, configured between the output stage circuit 60 and the switch circuit 80, or configured in the switch circuit 80. Thereby, the impedance module may effectively reduce noise flowing from the switch circuit 80 to the output stage circuit 60.
To sum up, in an embodiment of the invention, the impedance module is additionally configured on the noise-coupling transmission path in the data control circuit, e.g., configured in the output stage circuit, configured in the switch circuit, or configured between the output stage circuit and the switch circuit. Thereby, the noise generated by the pose-stage switch circuit may be effectively reduced, the pre-stage circuit may be protected from the noise interference, and errors resulting from the noise interference do not occur.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the disclosed embodiments without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (13)

What is claimed is:
1. A data control circuit comprising:
an output stage circuit outputting a data signal, wherein the output stage circuit comprises a first n-type transistor and a first p-type transistor, a source terminal of the first n-type transistor being coupled to a ground voltage, a gate terminal of the first n-type transistor being coupled to an input terminal of the output stage circuit, a gate terminal of the first p-type transistor being coupled to the gate terminal of the first n-type transistor, a drain terminal of the first p-type transistor being coupled to an output terminal of the output stage circuit, a source terminal of the first p-type transistor being coupled to a system voltage;
a switch circuit, an input terminal of the switch circuit being coupled to an the output terminal of the output stage circuit, an output terminal of the switch circuit being coupled to a post-stage circuit, wherein the switch circuit determines whether to transmit the data signal of the output stage circuit to the post-stage circuit according to a control signal; and
an impedance module configured disposed in the output stage circuit for reducing noise flowing from the switch circuit to the output stage circuit, wherein when the impedance module is formed by a transistor, the transistor has a first terminal coupled to a drain terminal of the first n-type transistor, a second terminal coupled to the output terminal of the output stage circuit, and a gate terminal coupled to a fixed voltage turning on the transistor.
2. The data control circuit as recited in claim 1, wherein the output stage circuit further comprises:
an inverter circuit, an input terminal of the inverter circuit being coupled to the output terminal of the output stage circuit, an output terminal of the inverter circuit being coupled to the input terminal of the output stage circuit.
3. The data control circuit as recited in claim 2, wherein the inverter circuit comprises:
a second p-type transistor, a source terminal of the second p-type transistor being coupled to the system voltage, a gate terminal of the second p-type transistor being coupled to the input terminal of the inverter circuit, a drain terminal of the second p-type transistor being coupled to the output terminal of the inverter circuit; and
a second n-type transistor, a drain terminal of the second n-type transistor being coupled to the drain terminal of the second p-type transistor, a source terminal of the second n-type transistor being coupled to the ground voltage, a gate terminal of the second n-type transistor being coupled to the input terminal of the inverter circuit.
4. The data control circuit as recited in claim 2, wherein the inverter circuit comprises:
a second p-type transistor, a source terminal of the second p-type transistor being coupled to the system voltage, a gate terminal of the second p-type transistor being coupled to the input terminal of the inverter circuit;
a third p-type transistor, a source terminal of the third p-type transistor being coupled to a drain terminal of the second p-type transistor, a drain terminal of the third p-type transistor being coupled to the output terminal of the inverter circuit, a gate terminal of the third p-type transistor being controlled by a clock signal;
a second n-type transistor, a drain terminal of the second n-type transistor being coupled to the drain terminal of the third p-type transistor, a gate terminal of the second n-type transistor being controlled by an inverting signal of the clock signal; and
a third n-type transistor, a drain terminal of the third n-type transistor being coupled to a source terminal of the second n-type transistor, a source terminal of the third n-type transistor being coupled to the ground voltage, a gate terminal of the third n-type transistor being coupled to the input terminal of the inverter circuit.
5. The data control circuit as recited in claim 1, wherein the switch circuit comprises:
a second n-type transistor, a source terminal of the second n-type transistor being coupled to the output terminal of the switch circuit, a drain terminal of the second n-type transistor being coupled to the input terminal of the switch circuit, a gate terminal of the second n-type transistor being controlled by the control signal.
6. The data control circuit as recited in claim 5, wherein the switch circuit further comprises:
a second p-type transistor, a source terminal of the second p-type transistor being coupled to the input terminal of the switch circuit, a drain terminal of the second p-type transistor being coupled to the output terminal of the switch circuit, a gate terminal of the second p-type transistor being controlled by an inverting signal of the control signal.
7. The data control circuit as recited in claim 1, wherein the switch circuit comprises:
a second p-type transistor, a source terminal of the second p-type transistor being coupled to the input terminal of the switch circuit, a drain terminal of the second p-type transistor being coupled to the output terminal of the switch circuit, a gate terminal of the second p-type transistor being controlled by the control signal.
8. The data control circuit as recited in claim 1, wherein the impedance module is at least one resistor, an n-type transistor, or a p-type transistor.
9. The data control circuit as recited in claim 1, wherein the impedance module just has the first terminal and the second terminal without connection to the gate terminal of the first n-type transistor.
10. A data control circuit comprising:
an output stage circuit, disposed in a first conductivity type substrate, and configured to output a data signal, wherein the output stage circuit comprises a first inverter circuit, an input terminal of the first inverter circuit is coupled to an input terminal of the output stage circuit, and an output terminal of the first inverter circuit is coupled to an output terminal of the output stage circuit, wherein the first inverter circuit comprises a first n-type transistor and a first p-type transistor, a source terminal of the first n-type transistor is coupled to a ground voltage, a drain terminal of the first n-type transistor is coupled to the output terminal of the output stage circuit, a gate terminal of the first n-type transistor is coupled to the input terminal of the output stage circuit, a gate terminal of the first p-type transistor is coupled to the gate terminal of the first n-type transistor, a drain terminal of the first p-type transistor is coupled to the drain terminal of the first n-type transistor, a source terminal of the first p-type transistor is coupled to a system voltage;
a switch circuit, disposed in the first conductivity type substrate, wherein an input terminal of the switch circuit is coupled to the output terminal of the output stage circuit, an output terminal of the switch circuit is coupled to a post-stage circuit, and the switch circuit is configured to determine whether to transmit the data signal of the output stage circuit to the post-stage circuit according to a control signal, wherein the switch circuit comprises a second n-type transistor and a second p-type transistor, a source terminal of the second n-type transistor is coupled to the output terminal of the switch circuit, a drain terminal of the second n-type transistor is coupled to the input terminal of the switch circuit, a gate terminal of the second n-type transistor is controlled by the control signal, a source terminal of the second p-type transistor is coupled to the input terminal of the switch circuit, a drain terminal of the second p-type transistor is coupled to the output terminal of the switch circuit; and
an impedance module disposed in the output stage circuit, wherein the impedance module comprises a second conductivity type impedance transistor, one of the first conductivity type and the second conductivity type is n-type and the other is p-type, the impedance transistor is coupled between a second conductivity type transistor in the output stage circuit and the output terminal of the output stage circuit, and a gate terminal of the impedance transistor is coupled to a fixed voltage.
11. The data control circuit as recited in claim 10, wherein the output stage circuit further comprises:
a second inverter circuit, wherein an input terminal of the second inverter circuit is coupled to the output terminal of the first inverter circuit, and an output terminal of the second inverter circuit is coupled to the input terminal of the first inverter circuit.
12. The data control circuit as recited in claim 11, wherein the second inverter circuit comprises:
a third p-type transistor, wherein a source terminal of the third p-type transistor is coupled to the system voltage, a gate terminal of the third p-type transistor is coupled to the input terminal of the second inverter circuit, and a drain terminal of the third p-type transistor is coupled to the output terminal of the second inverter circuit; and
a third n-type transistor, wherein a drain terminal of the third n-type transistor is coupled to the drain terminal of the third p-type transistor, a source terminal of the third n-type transistor is coupled to the ground voltage, and a gate terminal of the third n-type transistor is coupled to the input terminal of the second inverter circuit.
13. The data control circuit as recited in claim 12, wherein the second inverter circuit further comprises:
a fourth p-type transistor, wherein a source terminal of the fourth p-type transistor is coupled to the drain terminal of the third p-type transistor, a drain terminal of the fourth p-type transistor is coupled to the output terminal of the second inverter circuit, and a gate terminal of the fourth p-type transistor is controlled by a clock signal; and
a fourth n-type transistor, wherein a drain terminal of the fourth n-type transistor is coupled to the drain terminal of the fourth p-type transistor, a gate terminal of the fourth n-type transistor is controlled by a inverting clock signal, a source terminal of the fourth n-type transistor is coupled to the drain terminal of the third n-type transistor.
US16/221,618 2012-12-24 2018-12-17 Data control circuit Active USRE47977E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/221,618 USRE47977E1 (en) 2012-12-24 2018-12-17 Data control circuit

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
TW101149597A 2012-12-24
TW101149597A TWI511442B (en) 2012-12-24 2012-12-24 Data control circuit
US13/938,225 US20140176227A1 (en) 2012-12-24 2013-07-09 Data control circuit
US14/582,201 US9537487B2 (en) 2012-12-24 2014-12-24 Data control circuit
US16/221,618 USRE47977E1 (en) 2012-12-24 2018-12-17 Data control circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/582,201 Reissue US9537487B2 (en) 2012-12-24 2014-12-24 Data control circuit

Publications (1)

Publication Number Publication Date
USRE47977E1 true USRE47977E1 (en) 2020-05-05

Family

ID=50973957

Family Applications (3)

Application Number Title Priority Date Filing Date
US13/938,225 Abandoned US20140176227A1 (en) 2012-12-24 2013-07-09 Data control circuit
US14/582,201 Ceased US9537487B2 (en) 2012-12-24 2014-12-24 Data control circuit
US16/221,618 Active USRE47977E1 (en) 2012-12-24 2018-12-17 Data control circuit

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US13/938,225 Abandoned US20140176227A1 (en) 2012-12-24 2013-07-09 Data control circuit
US14/582,201 Ceased US9537487B2 (en) 2012-12-24 2014-12-24 Data control circuit

Country Status (2)

Country Link
US (3) US20140176227A1 (en)
TW (1) TWI511442B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI511442B (en) * 2012-12-24 2015-12-01 Novatek Microelectronics Corp Data control circuit
CN104702281B (en) * 2015-03-11 2017-12-05 华为技术有限公司 A kind of sampling clock generation circuit and analog-digital converter

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3716723A (en) * 1971-06-30 1973-02-13 Rca Corp Data translating circuit
US4209713A (en) 1975-07-18 1980-06-24 Tokyo Shibaura Electric Co., Ltd. Semiconductor integrated circuit device in which difficulties caused by parasitic transistors are eliminated
US4800303A (en) * 1987-05-19 1989-01-24 Gazelle Microcircuits, Inc. TTL compatible output buffer
US5376848A (en) * 1993-04-05 1994-12-27 Motorola, Inc. Delay matching circuit
US5811992A (en) 1994-12-16 1998-09-22 Sun Microsystems, Inc. Dynamic clocked inverter latch with reduced charged leakage and reduced body effect
US5920210A (en) * 1996-11-21 1999-07-06 Kaplinsky; Cecil H. Inverter-controlled digital interface circuit with dual switching points for increased speed
US5956008A (en) * 1994-09-06 1999-09-21 Semiconductor Energy Laboratory Co., Driver circuit for active matrix display and method of operating same
US6144251A (en) * 1998-06-12 2000-11-07 Nec Corporation Semiconductor integrated circuit device having component circuits free from through-current in transition period between active mode and sleep mode
US20020017935A1 (en) 2000-07-28 2002-02-14 Nec Corporation Semiconductor device, a charge pump circuit and a PLL circuit that can suppress a switching noise
US6380781B1 (en) * 1999-11-01 2002-04-30 Intel Corporation Soft error rate tolerant latch
US6707324B1 (en) 2002-11-20 2004-03-16 Via Technologies, Inc. Low ground bounce output driver
US20040119505A1 (en) * 2002-12-19 2004-06-24 Ryan Thomas E. Fast ring-out digital storage circuit
US7038513B2 (en) * 2004-06-29 2006-05-02 Intel Corporation Closed-loop independent DLL-controlled rise/fall time control circuit
US7307458B1 (en) * 2005-05-27 2007-12-11 National Semiconductor Corporation Voltage mode serial interface driver with PVT compensated impedance
US20090251173A1 (en) * 2008-04-08 2009-10-08 Shayan Zhang Single-supply, single-ended level conversion circuit for an integrated circuit having multiple power supply domains
US7750705B2 (en) * 2003-06-30 2010-07-06 Yamatake Corporation Interface circuit
US20100220094A1 (en) * 2007-10-26 2010-09-02 Toshio Watanabe Scan signal line driver circuit and display device
US20100222094A1 (en) * 2006-01-10 2010-09-02 Ntt Docomo Inc. Radio network controller and transmission power control method
US20110273925A1 (en) 2007-08-31 2011-11-10 Tokyo Institute Of Technology Nonvolatile sram/latch circuit using current-induced magnetization reversal mtj
US20140176227A1 (en) * 2012-12-24 2014-06-26 Novatek Microelectronics Corp. Data control circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4749882A (en) * 1986-07-25 1988-06-07 Digital Equipment Corporation Apparatus and method for applying rapid transient signals to components on a printed circuit board
JPH01161916A (en) * 1987-12-18 1989-06-26 Toshiba Corp Semiconductor integrated circuit
JPH05276004A (en) * 1992-03-30 1993-10-22 Mitsubishi Electric Corp Output circuit
US5319252A (en) * 1992-11-05 1994-06-07 Xilinx, Inc. Load programmable output buffer
US5682123A (en) * 1994-12-30 1997-10-28 Ati Technologies Inc. Voltage controlled ring oscillator having level translator in output
JP2002032988A (en) * 2000-07-18 2002-01-31 Mitsubishi Electric Corp Internal voltage generating circuit
KR100416378B1 (en) * 2001-09-06 2004-01-31 삼성전자주식회사 Phase splitter circuit
JP4996375B2 (en) * 2007-07-09 2012-08-08 ルネサスエレクトロニクス株式会社 Semiconductor device
US8334708B1 (en) * 2011-07-29 2012-12-18 Samsung Electro-Mechanics Systems, methods, and apparatuses for complementary metal oxide semiconductor (CMOS) driver circuits using shared-charge recycling charge pump structures

Patent Citations (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3716723A (en) * 1971-06-30 1973-02-13 Rca Corp Data translating circuit
US4209713A (en) 1975-07-18 1980-06-24 Tokyo Shibaura Electric Co., Ltd. Semiconductor integrated circuit device in which difficulties caused by parasitic transistors are eliminated
US4800303A (en) * 1987-05-19 1989-01-24 Gazelle Microcircuits, Inc. TTL compatible output buffer
US5376848A (en) * 1993-04-05 1994-12-27 Motorola, Inc. Delay matching circuit
US5956008A (en) * 1994-09-06 1999-09-21 Semiconductor Energy Laboratory Co., Driver circuit for active matrix display and method of operating same
US5811992A (en) 1994-12-16 1998-09-22 Sun Microsystems, Inc. Dynamic clocked inverter latch with reduced charged leakage and reduced body effect
US5920210A (en) * 1996-11-21 1999-07-06 Kaplinsky; Cecil H. Inverter-controlled digital interface circuit with dual switching points for increased speed
US6144251A (en) * 1998-06-12 2000-11-07 Nec Corporation Semiconductor integrated circuit device having component circuits free from through-current in transition period between active mode and sleep mode
US6380781B1 (en) * 1999-11-01 2002-04-30 Intel Corporation Soft error rate tolerant latch
US20020017935A1 (en) 2000-07-28 2002-02-14 Nec Corporation Semiconductor device, a charge pump circuit and a PLL circuit that can suppress a switching noise
CN1338822A (en) 2000-07-28 2002-03-06 日本电气株式会社 Switch noise inhibiting semiconductor device phase lock loop circuit and charge pumping circuit
US6636105B2 (en) 2000-07-28 2003-10-21 Nec Electronics Corporation Semiconductor device, a charge pump circuit and a PLL circuit that can suppress a switching noise
US6707324B1 (en) 2002-11-20 2004-03-16 Via Technologies, Inc. Low ground bounce output driver
CN1518224A (en) 2002-11-20 2004-08-04 威盛电子股份有限公司 Output driver with low ground jump noise
US20040119505A1 (en) * 2002-12-19 2004-06-24 Ryan Thomas E. Fast ring-out digital storage circuit
US7750705B2 (en) * 2003-06-30 2010-07-06 Yamatake Corporation Interface circuit
US7986162B2 (en) * 2003-06-30 2011-07-26 Yamatake Corporation Interface circuit
US8018264B2 (en) * 2003-06-30 2011-09-13 Yamatake Corporation Interface circuit
US7038513B2 (en) * 2004-06-29 2006-05-02 Intel Corporation Closed-loop independent DLL-controlled rise/fall time control circuit
US7307458B1 (en) * 2005-05-27 2007-12-11 National Semiconductor Corporation Voltage mode serial interface driver with PVT compensated impedance
US20100222094A1 (en) * 2006-01-10 2010-09-02 Ntt Docomo Inc. Radio network controller and transmission power control method
US20110273925A1 (en) 2007-08-31 2011-11-10 Tokyo Institute Of Technology Nonvolatile sram/latch circuit using current-induced magnetization reversal mtj
US20100220094A1 (en) * 2007-10-26 2010-09-02 Toshio Watanabe Scan signal line driver circuit and display device
US20090251173A1 (en) * 2008-04-08 2009-10-08 Shayan Zhang Single-supply, single-ended level conversion circuit for an integrated circuit having multiple power supply domains
US20140176227A1 (en) * 2012-12-24 2014-06-26 Novatek Microelectronics Corp. Data control circuit

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Office Action of China Counterpart Application", issued on Apr. 12, 2016, p. 1-p. 9.
"Office Action of Taiwan Counterpart Application", issued on Apr. 20, 2015, p. 1-p. 8.

Also Published As

Publication number Publication date
US9537487B2 (en) 2017-01-03
TWI511442B (en) 2015-12-01
US20140176227A1 (en) 2014-06-26
US20150109027A1 (en) 2015-04-23
TW201427272A (en) 2014-07-01

Similar Documents

Publication Publication Date Title
US8405442B2 (en) Level shifters and integrated circuits thereof
US7847612B2 (en) Level shift circuit
US8385036B2 (en) System and method for negative voltage protection
US8410818B1 (en) High speed communication interface with an adaptive swing driver to reduce power consumption
US8193849B2 (en) Generating a full rail signal
CN107408946B (en) Transistor configured for gate over-biasing and circuit therefrom
USRE47977E1 (en) Data control circuit
US7239176B2 (en) Voltage tolerant protection circuit for input buffer
US8330491B2 (en) Electronic device with a high voltage tolerant unit
US7688104B2 (en) On-die termination device to compensate for a change in an external voltage
US8130013B2 (en) Driving circuit of input/output interface with changeable output force
US20200295760A1 (en) Interface Circuit
US9871503B2 (en) Semiconductor integrated circuit, latch circuit, and flip-flop circuit
US7304524B2 (en) Data interface circuit and data transmitting method
KR102577131B1 (en) Input/output circuit and electronic device including the same
US20170133331A1 (en) Semiconductor device
US8593184B2 (en) Buffer circuit with regulating function and regulating circuit thereof
US9722602B2 (en) Transmitter
CN103916107A (en) Data control circuit
US9520708B2 (en) Protection circuit, interface circuit, and communication system
US20230396251A1 (en) Integrated circuit (ic) with wide-range i/o supply
DE602007004518D1 (en) LOGGING OUTPUT PROTECTION OF AN INTEGRATED CIRCUIT PROTECTED FROM BATTERY PACKING
US20120062274A1 (en) Schmitt circuit
US8004264B2 (en) Voltage converter
JP2010166391A (en) Output circuit and in-vehicle communication system using the same

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4