USRE46522E1 - Memory device, manufacturing method and operating method of the same - Google Patents
Memory device, manufacturing method and operating method of the same Download PDFInfo
- Publication number
- USRE46522E1 USRE46522E1 US14/602,158 US201514602158A USRE46522E US RE46522 E1 USRE46522 E1 US RE46522E1 US 201514602158 A US201514602158 A US 201514602158A US RE46522 E USRE46522 E US RE46522E
- Authority
- US
- United States
- Prior art keywords
- line
- channel
- lines
- memory device
- type conductivity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 19
- 238000011017 operating method Methods 0.000 title abstract description 5
- 239000000758 substrate Substances 0.000 claims abstract description 38
- 238000000034 method Methods 0.000 claims description 50
- 239000004020 conductor Substances 0.000 claims description 24
- 239000002019 doping agent Substances 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 9
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical group N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 7
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 4
- 239000013078 crystal Substances 0.000 claims description 3
- 238000003860 storage Methods 0.000 claims description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 2
- 235000011007 phosphoric acid Nutrition 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 239000002131 composite material Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- SEOYNUHKXVGWFU-UHFFFAOYSA-N mu-oxidobis(oxidonitrogen) Chemical compound O=NON=O SEOYNUHKXVGWFU-UHFFFAOYSA-N 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- CIWBSHSKHKDKBQ-JLAZNSOCSA-N Ascorbic acid Chemical compound OC[C@H](O)[C@H]1OC(=O)C(O)=C1O CIWBSHSKHKDKBQ-JLAZNSOCSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- H01L27/11578—
-
- H01L27/11582—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
Definitions
- the disclosure relates in general to a memory device, a manufacturing method and an operating method of the same and more particularly to a 3D vertical gate channel memory device, a manufacturing method and an operating method of the same.
- Memory devices are used in storage elements for many products such as MP3 players, digital cameras, computer files, etc. As the application increases, the demand for the memory device focuses on small size and large memory capacity. For satisfying the requirement, a memory having a high element density is need.
- the disclosure is directed to a memory device, a manufacturing method and an operating method of the same.
- the memory device has a small scaling feature and good performance.
- a memory device includes a substrate, stacked structures, a channel element, a dielectric element, a source element, and a bit line.
- the stacked structures are disposed on the substrate.
- Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line.
- the string selection line, the word line and the ground selection line are separated from each other by the insulating line.
- the channel element is disposed between the stacked structures.
- the dielectric element is disposed between the channel element and the stacked structure.
- the source element is disposed between the upper surface of the substrate and the lower surface of the channel element.
- the bit line is disposed on the upper surface of the channel element.
- a method for manufacturing a memory device includes following steps. Stacked structures are disposed on the substrate. Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line. The string selection line, the word line and the ground selection line are separated from each other by the insulating line. A channel element is disposed between the stacked structures. A dielectric element is disposed between the channel element and the stacked structure. A source element is disposed between the upper surface of the substrate and the lower surface of the channel element. A bit line is disposed on the upper surface of the channel element.
- a method for operating a memory device includes following steps.
- a memory device is provided.
- the memory device includes a substrate, stacked structures, a channel element, a dielectric element, a source element, and a bit line.
- the stacked structures are disposed on the substrate.
- Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line.
- the string selection line, the word line and the ground selection line are separated from each other by the insulating line.
- the channel element includes channel lines.
- the channel lines are disposed between the stacked structures and separated from each other.
- the dielectric element is disposed between the channel lines and the stacked structures.
- the source element is disposed between the upper surface of the substrate and the lower surface of the channel lines.
- the bit line is disposed on the upper surface of the channel element. At least one of the channel lines is selected to be turned on.
- FIGS. 1-13 illustrate a method for manufacturing a memory device in one embodiment.
- FIGS. 14-19 illustrate a method for manufacturing a memory device in other embodiments.
- FIG. 20 is a three dimensional view of a memory device in one embodiment.
- FIG. 21 is a three dimensional view of a memory device in one embodiment.
- FIG. 22 is a three dimensional view of a memory device in one embodiment.
- FIG. 23 is a three dimensional view of a memory device in one embodiment.
- FIG. 24 shows a proposed waveform for decoding in one embodiment.
- FIG. 25 shows a layout of a memory device in one embodiment.
- FIGS. 1-13 illustrate a method for manufacturing a memory device in one embodiment.
- a source element 4 is disposed on a substrate 2 .
- the source element 4 may comprise a source layer or a source line.
- the embodiment as shown in FIGS. 1-13 is illustrated by using the source element 4 being the source layer covering the substrate 2 .
- the source element 4 may have N+ type conductivity.
- the source element 4 is disposed on and insulated from the substrate 2 .
- the source element 4 and the substrate 2 are separated from each other by a dielectric structure (not shown). Sacrificial layers 6 and insulating layers 8 are alternately stacked on the source element 4 .
- the sacrificial layers 6 are separated from each other by the insulating layers 8 .
- the sacrificial layer 6 may comprises a nitride such as silicon nitride.
- the insulating layer 8 may comprise an oxide such as silicon oxide.
- the most bottom one of the insulating layers 8 may be a buried oxide layer.
- the sacrificial layers 6 and the insulating layers 8 are patterned for forming patterned structures 10 , 12 , 14 as shown in FIG. 2 .
- the source element 4 is exposed by first openings 16 , 18 .
- a conductive material is disposed in the first openings 16 , 18 for forming channel elements 20 , 22 .
- the source element 4 has a single crystal material, and the channel elements 20 , 22 have a single crystal material formed by a selective epitaxial growth from and on the source element 4 .
- the source element 4 and the channel elements 20 , 22 are composed of single crystal silicon.
- a cleaning process may be performed for removing native oxide on the source element 4 for fine quality for the channel elements 20 , 22 .
- the patterned structures 10 , 12 , 14 are patterned for forming second openings 24 , 26 , 28 and insulating lines 30 as shown in FIG. 4 .
- the sacrificial layers 6 exposed by the second openings 24 , 26 , 28 are removed for forming slits 32 exposing the channel elements 20 - 22 as shown in FIG. 5 .
- the sacrificial layers 6 for example, silicon nitride
- the etching process has a high selectivity.
- the source element 4 for example, single crystal silicon
- the insulating lines 30 for example, oxide
- the periodically surrounded oxide holder structures 29 B helps to suspend the oxide insulating lines 30 B.
- a dielectric element 34 is formed on the channel elements 20 , 22 exposed by the slits 32 .
- the dielectric element 34 may have a multi-layer structure, for example, which may be an ONO composite layers, an ONONO composite layers, or a BE-SONOS composite layers (referring to U.S. Ser. No. 11/419,977 or U.S. Pat. No. 7,414,889), or comprise, for example, an ONO structure formed by alternately stacking silicon oxide and silicon nitride.
- the dielectric element 34 may also be a single material layer, comprising silicon nitride, or silicon oxide such as silicon dioxide, silicon oxynitride.
- the dielectric element 34 may be formed by a vapor deposition method such as chemical vapor deposition method. Referring to FIG. 9 , a conductive material 36 is filled in the slits 32 . In addition, the conductive material 36 is also filled in the second openings 24 , 26 , 28 . The conductive material 36 may be extended on the channel elements 20 , 22 .
- each of the stacked structures 40 , 42 , 44 , 46 comprises, for example, a string selection line (SSL) 48 , word lines (WL) 50 , a ground selection line (GSL) 52 and insulating lines 54 .
- the string selection line 48 , the word lines 50 , the ground selection line 52 are separated from each other by the insulating lines 54 .
- the channel element 20 and the channel element 22 after being patterned have respectively channel lines 56 , 58 and channel lines 60 , 62 as shown in FIG. 11 .
- the channel lines 56 and 58 are separated from each other.
- channel lines 60 and 62 are separated from each other, as shown in FIG. 12 , a cross-sectional view along AA line of FIG. 11 .
- bit lines 64 , 66 are formed on the channel lines 56 , 58 , 60 , 62 .
- the string selection lines 48 , the word lines 50 , the ground selection lines 54 , and the bit lines 64 , 66 may comprise a semiconductor material such as polysilicon.
- the string selection lines 48 , the word lines 50 , the ground selection lines 54 , and the bit lines 64 , 66 may also comprise a metal such as tungsten for reducing resistance.
- the source element 4 (in this embodiment, being the source layer covering the substrate 2 ) is disposed between the upper surface 68 of the substrate 2 and the lower surfaces 70 , 72 of the channel elements 20 , 22 (comprising, for example, the channel lines 56 , 58 , 60 , 62 ).
- the bit lines 64 , 66 are disposed on the upper surface 74 , 76 of the channel elements 20 , 22 (comprising, for example, the channel lines 56 , 58 , 60 , 62 ).
- the channel elements 20 , 22 and the source element 4 are composed of single crystal silicon, and thus have good conductive characteristics and low resistance therebetween.
- FIGS. 14-19 illustrate a method for manufacturing a memory device in other embodiments.
- insulating layers 104 and conductive layers 106 are alternately stacked on the substrate 102 .
- the insulating layers 104 may comprise an oxide such as silicon oxide.
- the most bottom one of the insulating layers 104 may be a buried oxide layer.
- the conductive layers 106 may comprise a metal or a semiconductor material such as polysilicon.
- the conductive layers 106 may be formed by forming a polysilicon layer and then doping the layer (with, for example, a P type dopant for high work function and suppressed gate injection).
- the conductive layers 106 are separated from each other by the insulating layers 104 .
- each of the stacked structures 108 , 110 comprises, for example, a string selection line 112 , word lines 114 , a ground selection line 116 , and insulating lines 118 .
- the string selection line 112 , the word lines 114 , and the ground selection line 116 are separated from each other by the insulating lines 118 .
- the stacked structure 108 and the stacked structure 110 have a space 119 therebetween. In one embodiment, the space 119 has a width W 1 bigger than 60 nm.
- a dielectric element 120 is formed on the substrate 102 and the stacked structures 108 , 110 exposed by the space 119 .
- the dielectric element 120 has a multi-layer structure such as an ONO composite layers, an ONONO composite layers, or a BE-SONOS composite layers (referring to U.S. Ser. No. 11/419,977 or U.S. Pat. No. 7,414,889).
- the dielectric element 120 is an ONO structure in which a dielectric layer 122 is silicon oxide, a dielectric layer 124 is silicon nitride, and a dielectric layer 126 is silicon oxide.
- the dielectric element 120 is a single material layer (not shown), comprising silicon nitride, or silicon oxide such as silicon dioxide, silicon oxynitride.
- the space 119 is filled with a conductive material 128 .
- the conductive material 128 may be extended on the stacked structures 108 , 110 .
- a portion of the conductive material 128 (such as polysilicon) extended on the stacked structures 108 , 110 is doped (for example, with an N type dopant) for forming a doped (for example, N+ type conductivity) conductive material 130 .
- a patterned mask layer 132 is formed on the doped conductive material 130 , and a portion of the doped conductive material 130 not covered by the mask layer 132 is removed for forming, for example, bit lines 134 , 136 , 138 as shown in FIG. 18 .
- an upper portion of the conductive material 128 not covered by the mask layer 132 is removed for forming a channel element 140 , for example, comprising channel lines 142 , 144 , 146 , 148 .
- the remaining bottom portion of the conductive material 128 forms a source element 154 , comprising, for example, source lines 150 , 152 as shown in FIG. 18 .
- the mask layer 132 for forming a memory device as shown in FIG. 19 .
- the source element 154 comprising source lines 150 , 152 , is disposed between the upper surface 156 of the substrate 102 and the lower surface 158 of the channel element 140 comprising, for example, the channel lines 142 , 144 , 146 , 148 .
- the bit lines 134 , 136 , 138 are disposed on the upper surface 160 of the channel element 140 .
- the source element 154 and the substrate 102 are separated from each other by the dielectric element 120 .
- the substrate 102 may be used as a bottom gate for reducing resistance of the source element 154 .
- the source line 152 of the source element 154 below the channel lines 144 , 146 , 148 on the same sidewall of the stacked structure 110 and separated from each other is single or continuously extended.
- the source line 150 and the source line 152 respectively below the channel line 142 and the channel line 144 on the opposite sidewalls of the stacked structure 110 are separated from each other.
- the channel lines 142 , 144 , 146 , 148 have a long side (extended in Y direction) perpendicular to a long side (extended in Z direction) that the source lines 150 , 152 have.
- the string selection lines 112 , the word lines 114 , and the ground selection lines 116 have a first type conductivity (such as P type); the bit lines 134 , 136 , 138 , the source element 154 (comprising the source lines 150 , 152 ) and the channel element 140 (comprising the channel lines 142 , 144 , 146 , 148 ) have a second type conductivity (such as N type) opposite to the first type conductivity.
- the channel element 140 has a dopant concentration smaller than a dopant concentration that the source element 154 has.
- the dopant concentration of the channel element 140 may also be smaller than a dopant concentration that the bit lines 134 , 136 , 138 have.
- the bit lines 134 , 136 , 138 and the channel element 140 have opposite the first type conductivity and the second type conductivity respectively, and form a PN diode.
- the string selection lines 112 , the word lines 114 , and the ground selection lines 116 are all P+ type.
- the string selection lines 112 , the word lines 114 , and the ground selection lines 116 may also all be N ⁇ type.
- the string selection lines 112 and the word lines 114 are all N ⁇ type, and the ground selection lines 116 are N+ type.
- the string selection line 112 is P type
- the ground selection line 116 is N+ type
- one of the word lines 114 adjacent to the string selection lines 112 is N type
- another one of the word lines 114 adjacent to the ground selection line 116 is P type.
- the string selection line 112 and the ground selection line 116 respectively have a big thickness T 1 and a big thickness T 2 (i.e. corresponding channel length), equal to, usually bigger than a thickness T 3 that the word line 114 has, for excellent switching, low leakage, and high punch-through capability.
- the thickness T 1 and the thickness T 2 are 2000 ⁇ .
- the thickness T 3 is 300 ⁇ .
- the thickness T 4 of the most bottom of the insulating lines 118 may be 2000 ⁇ .
- the thickness T 5 of the others of the insulating lines 118 may be 300 ⁇ .
- the memory device is a 3D vertical gate channel memory device, for example, comprising a NAND flash memory and a anti-fuse memory, etc.
- the memory device has the architecture scalable below 30 nm (half pitch) in both X and Y direction. Therefore, the memory device has a high element density.
- FIG. 20 is a three dimensional view of a memory device in one embodiment.
- FIG. 20 does not shown a portion of the insulating line 217 between the channel lines 219 , 221 , 223 .
- the insulating line 217 should be as continuous as the string selection lines 224 , 226 , 228 , 230 , the word lines 218 , 220 and the ground selection lines 222 .
- the string selection lines 224 , 226 , 228 , 230 , the word lines 218 , 220 , and the ground selection lines 222 have P+ type conductivity; the source elements 238 and the bit lines 240 have N+ type conductivity; and the channel lines 219 , 221 , 223 , 232 , 234 , 236 have N type conductivity.
- a method for operating the memory device comprises applying bias voltages to the word lines 218 , 220 and the ground selection lines 222 of the stacked structures 208 , 210 , 212 , 214 , 216 by common contact structures 202 , 204 , 206 .
- a bias voltage V PGM or V READ is applied to the word lines 218 .
- a bias voltage VPASS is applied to the word lines 220 .
- a zero voltage is applied to the ground selection lines 222 .
- a bias voltage V cc (for read) is applied to the ground selection lines 222 . Therefore, recoding for the word lines 218 , 220 is easy.
- the string selection lines 224 , 226 , 228 , and 230 are separately decoded.
- the selected channel line 232 is turned on by applying a positive bias voltage (+V cc , such as +3.3 V) to the string selection lines 226 , 228 of the stacked structures 210 , 212 on the two opposite sidewalls of the selected channel line 232 .
- a negative bias voltage ( ⁇ V cc , such as ⁇ 3.3 V) may be applied to the string selection lines 224 , 230 of the stacked structures 208 , 214 on one sidewall of the channel lines 234 , 236 to turn off the adjacent SSL transistor.
- a far string selection line 231 could be applied a zero voltage or grounded simply.
- a positive bias voltage for example, +V cc such as +5V
- +V cc such as +5V
- FIG. 21 is a three dimensional view of a memory device in one embodiment.
- the conductivity types of the elements of the memory device of FIG. 21 are similar with the conductivity types of the elements of the memory device of FIG. 20 . Therefore, it is described again in detail.
- a method for operating the memory device comprises applying bias voltages to the word lines 314 , 316 and the ground selection lines 318 of the stacked structures 308 310 , 312 by common contact structures 302 , 304 , 306 .
- a bias voltage V PGM or V READ is applied to the word lines 314 .
- a bias voltage VPASS is applied to word lines 136 .
- a zero voltage is applied to the ground selection lines 318 (for PGM).
- a bias voltage V cc is applied to the ground selection lines 318 (for read).
- the selected channel line 336 is turned on by applying a positive bias voltage (such as +3.3 V) to the string selection lines 320 , 322 of the stacked structures 308 , 310 on the two opposite sidewalls 340 , 342 of the selected channel line 336 through the contact structure 326 .
- a positive bias voltage such as +3.3 V
- the string selection lines 322 , 324 of the stacked structures 310 , 312 on the two opposite sidewalls 344 , 346 of the unselected channel lines 338 to be turned off are applied a zero voltage or grounded.
- the positive bias voltage for turn-on and the zero voltage for turn-off are respectively applied to a portion adjacent to the turned-on channel line 336 and a portion adjacent to the turned-off channel lines 338 of the single string selection line 322 .
- FIG. 22 is a three dimensional view of a memory device in one embodiment.
- the conductivity types of the elements of the memory device of FIG. 22 are similar with the conductivity types of the elements of the memory device of FIG. 20 . Therefore, it is described again in detail.
- a method for operating the memory device comprises applying bias voltages to the ground selection lines 414 of the stacked structures 404 , 406 , 408 , 410 , 412 by a common contact structure 402 .
- the word lines 426 , 428 , 430 , 432 are divided into, for example, an odd group of the word lines 428 , 432 and an even group of the word lines 426 , 430 .
- the different groups are applied voltages separately.
- a V READ or V PGM is applied to the odd group of the word lines 428 , 432 .
- the even group of the word lines 426 , 430 is applied with a zero voltage or grounded.
- a positive bias voltage (such as +3.3 V) is applied to the ground selection lines 414 .
- the selected channel line 446 is turned on by applying a positive bias voltage (such as +3.3 V) to the string selection lines 418 , 420 of the stacked structures 406 , 408 on the two opposite sidewalls 450 , 452 of the channel line 446 .
- a V READ or V PGM is applied to the word line 428 of the stacked structure 406 .
- a zero voltage is applied to the word line 430 of the stacked structure 408 .
- a negative bias voltage (such as ⁇ 3.3 V) may be applied to the string selection lines 416 , 422 of the stacked structures 404 , 410 on one sidewall of the unselected channel lines 444 , 448 .
- a far string selection line 424 could be applied a zero voltage or grounded.
- FIG. 23 is a three dimensional view of a memory device in one embodiment.
- the conductivity types of the elements of the memory device of FIG. 23 are similar with the conductivity types of the elements of the memory device of FIG. 20 , except that the bit lines 502 have P+ type conductivity in FIG. 23 .
- the bit line 502 and the channel line 512 (or the channel line 514 ) (N type conductivity) form a PN diode.
- a positive bias voltage (such as +3.3V) is applied to the string selection lines 504 .
- a bias voltage V PGM or V READ is applied to the word lines 506 .
- a bias voltage VPASS is applied to the word lines 508 .
- a zero voltage is applied to the ground selection lines 510 for PGM.
- a bias voltage V cc is applied to the ground selection lines 510 for read.
- the source element 516 below the channel line 512 is applied a zero voltage or grounded.
- the source element 518 below, for example, the unselected channel line 514 to be turned off is floating or applied a positive bias voltage (such as +V cc ). Since the diode formed by the bit line 502 and the channel line 512 (or the channel line 514 ) does not allow reverse current, the unselected source element 518 would not be read.
- FIG. 24 shows a proposed waveform for decoding in some embodiments. Referring to FIG. 24 , during T 1 period, source line self-boosting is performed by a Vcc on the GSL and unselected SL.
- Vch is boosted for Cell C and D.
- bit-line self-boosting is performed by a Vcc on the SSL and unselected BL.
- Vch is boosted for Cell B.
- the boosted Vch of Cell C does not leak out due to the PN diode at BL.
- T 3 period programming Cell A is started. The inversion channel is already formed during T 1 and T 2 periods and it can be programmed even SSL/GSL is turned-off.
- Cell E is the Vpass disturb, which is not a serious concern if Vpass ⁇ 10V.
- FIG. 25 shows a layout of a memory device in one embodiment.
- the bottom diffusion source lines must be connected to metal source line periodically to reduce the source resistance. It can be fan-out like the proposed layout.
- source lines can be separated in even/odd pairs, which also allows flexible selectivity for the array.
- the source line contact can facilitate the sidewall ONONO for self-aligned contact (SAC).
- the diffusion bit lines are connected to metal bit lines periodically to reduce the resistance.
- WL's of each layer can be shared or grouped into even/odd, and connect to WL decoder.
- the top SSL gates are connected to the SSL decoder.
Abstract
A memory device, a manufacturing method and an operating method of the same are provided. The memory device includes a substrate, stacked structures, a channel element, a dielectric element, a source element, and a bit line. The stacked structures are disposed on the substrate. Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line. The string selection line, the word line and the ground selection line are separated from each other by the insulating line. The channel element is disposed between the stacked structures. The dielectric element is disposed between the channel element and the stacked structure. The source element is disposed between the upper surface of the substrate and the lower surface of the channel element. The bit line is disposed on the upper surface of the channel element.
Description
1. Technical Field
The disclosure relates in general to a memory device, a manufacturing method and an operating method of the same and more particularly to a 3D vertical gate channel memory device, a manufacturing method and an operating method of the same.
2. Description of the Related Art
Memory devices are used in storage elements for many products such as MP3 players, digital cameras, computer files, etc. As the application increases, the demand for the memory device focuses on small size and large memory capacity. For satisfying the requirement, a memory having a high element density is need.
Designers have developed a method for improving a memory device density, using 3D stack memory device so as to increase a memory capacity and a cost per cell. However, the scaling limitation of a memory cell size of this kind of the memory device is still bigger than 50 nm. It is not easy to breakthrough the limitation. The performance of the memory device may also be limited due to its element material.
The disclosure is directed to a memory device, a manufacturing method and an operating method of the same. The memory device has a small scaling feature and good performance.
According to one aspect of the present disclosure, a memory device is provided. The memory device includes a substrate, stacked structures, a channel element, a dielectric element, a source element, and a bit line. The stacked structures are disposed on the substrate. Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line. The string selection line, the word line and the ground selection line are separated from each other by the insulating line. The channel element is disposed between the stacked structures. The dielectric element is disposed between the channel element and the stacked structure. The source element is disposed between the upper surface of the substrate and the lower surface of the channel element. The bit line is disposed on the upper surface of the channel element.
According to another aspect of the present disclosure, a method for manufacturing a memory device is provided. The method includes following steps. Stacked structures are disposed on the substrate. Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line. The string selection line, the word line and the ground selection line are separated from each other by the insulating line. A channel element is disposed between the stacked structures. A dielectric element is disposed between the channel element and the stacked structure. A source element is disposed between the upper surface of the substrate and the lower surface of the channel element. A bit line is disposed on the upper surface of the channel element.
According to yet another aspect of the present disclosure, a method for operating a memory device is provided. The method includes following steps. A memory device is provided. The memory device includes a substrate, stacked structures, a channel element, a dielectric element, a source element, and a bit line. The stacked structures are disposed on the substrate. Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line. The string selection line, the word line and the ground selection line are separated from each other by the insulating line. The channel element includes channel lines. The channel lines are disposed between the stacked structures and separated from each other. The dielectric element is disposed between the channel lines and the stacked structures. The source element is disposed between the upper surface of the substrate and the lower surface of the channel lines. The bit line is disposed on the upper surface of the channel element. At least one of the channel lines is selected to be turned on.
The above and other aspects of the disclosure will become better understood with regard to the following detailed description of the non-limiting embodiment(s). The following description is made with reference to the accompanying drawings.
The sacrificial layers 6 and the insulating layers 8 are patterned for forming patterned structures 10, 12, 14 as shown in FIG. 2 . The source element 4 is exposed by first openings 16, 18. Referring to FIG. 3 , a conductive material is disposed in the first openings 16, 18 for forming channel elements 20, 22. In embodiments, the source element 4 has a single crystal material, and the channel elements 20, 22 have a single crystal material formed by a selective epitaxial growth from and on the source element 4. In one embodiment, the source element 4 and the channel elements 20, 22 are composed of single crystal silicon. Before the epitaxial growth, a cleaning process may be performed for removing native oxide on the source element 4 for fine quality for the channel elements 20, 22.
The patterned structures 10, 12, 14 are patterned for forming second openings 24, 26, 28 and insulating lines 30 as shown in FIG. 4 . The sacrificial layers 6 exposed by the second openings 24, 26, 28 are removed for forming slits 32 exposing the channel elements 20-22 as shown in FIG. 5 . In one embodiment, the sacrificial layers 6 (for example, silicon nitride) are removed by using a hot H3PO4. The etching process has a high selectivity. Thus, the source element 4 (for example, single crystal silicon) and the insulating lines 30 (for example, oxide) would not be damaged during the etching process. In one embodiment, there is enough strength for maintaining the oxide insulating lines 30 as shown in FIG. 5 since the structure is adjoined to a sidewall of a holder structure (for example, the holder structure 29A such as a oxide as shown in FIG. 6 ). Referring to FIG. 7 , which illustrates a top view of the memory device in some embodiments, the periodically surrounded oxide holder structures 29B helps to suspend the oxide insulating lines 30B.
Referring to FIG. 8 , a dielectric element 34 is formed on the channel elements 20, 22 exposed by the slits 32. For example, in embodiments, the dielectric element 34 may have a multi-layer structure, for example, which may be an ONO composite layers, an ONONO composite layers, or a BE-SONOS composite layers (referring to U.S. Ser. No. 11/419,977 or U.S. Pat. No. 7,414,889), or comprise, for example, an ONO structure formed by alternately stacking silicon oxide and silicon nitride. The dielectric element 34 may also be a single material layer, comprising silicon nitride, or silicon oxide such as silicon dioxide, silicon oxynitride. The dielectric element 34 may be formed by a vapor deposition method such as chemical vapor deposition method. Referring to FIG. 9 , a conductive material 36 is filled in the slits 32. In addition, the conductive material 36 is also filled in the second openings 24, 26, 28. The conductive material 36 may be extended on the channel elements 20, 22.
A part of the conductive material 36 in second openings 24, 26, 28 are removed, remaining a part of the conductive material 36 filling the slits 32 for forming stacked structures 40, 42, 44, 46 as shown in FIG. 10 . Referring to FIG. 10 , each of the stacked structures 40, 42, 44, 46 comprises, for example, a string selection line (SSL) 48, word lines (WL) 50, a ground selection line (GSL) 52 and insulating lines 54. The string selection line 48, the word lines 50, the ground selection line 52 are separated from each other by the insulating lines 54. The channel element 20 and the channel element 22 after being patterned have respectively channel lines 56, 58 and channel lines 60, 62 as shown in FIG. 11 . The channel lines 56 and 58 are separated from each other. Similarly, channel lines 60 and 62 are separated from each other, as shown in FIG. 12 , a cross-sectional view along AA line of FIG. 11 .
Referring to FIG. 13 , bit lines 64, 66 are formed on the channel lines 56, 58, 60, 62. In the memory device shown in FIG. 13 , the string selection lines 48, the word lines 50, the ground selection lines 54, and the bit lines 64, 66 may comprise a semiconductor material such as polysilicon. The string selection lines 48, the word lines 50, the ground selection lines 54, and the bit lines 64, 66 may also comprise a metal such as tungsten for reducing resistance. The source element 4 (in this embodiment, being the source layer covering the substrate 2) is disposed between the upper surface 68 of the substrate 2 and the lower surfaces 70, 72 of the channel elements 20, 22 (comprising, for example, the channel lines 56, 58, 60, 62). The bit lines 64, 66 are disposed on the upper surface 74, 76 of the channel elements 20, 22 (comprising, for example, the channel lines 56, 58, 60, 62). In one embodiment, the channel elements 20, 22 and the source element 4 are composed of single crystal silicon, and thus have good conductive characteristics and low resistance therebetween.
Referring to FIG. 16 , a dielectric element 120 is formed on the substrate 102 and the stacked structures 108, 110 exposed by the space 119. For example, the dielectric element 120 has a multi-layer structure such as an ONO composite layers, an ONONO composite layers, or a BE-SONOS composite layers (referring to U.S. Ser. No. 11/419,977 or U.S. Pat. No. 7,414,889). In one embodiment, the dielectric element 120 is an ONO structure in which a dielectric layer 122 is silicon oxide, a dielectric layer 124 is silicon nitride, and a dielectric layer 126 is silicon oxide. In other embodiments, the dielectric element 120 is a single material layer (not shown), comprising silicon nitride, or silicon oxide such as silicon dioxide, silicon oxynitride.
Referring to FIG. 17 , the space 119 is filled with a conductive material 128. The conductive material 128 may be extended on the stacked structures 108, 110. In one embodiment, a portion of the conductive material 128 (such as polysilicon) extended on the stacked structures 108, 110 is doped (for example, with an N type dopant) for forming a doped (for example, N+ type conductivity) conductive material 130. A patterned mask layer 132 is formed on the doped conductive material 130, and a portion of the doped conductive material 130 not covered by the mask layer 132 is removed for forming, for example, bit lines 134, 136, 138 as shown in FIG. 18 . In addition, an upper portion of the conductive material 128 not covered by the mask layer 132 is removed for forming a channel element 140, for example, comprising channel lines 142, 144, 146, 148. The remaining bottom portion of the conductive material 128 forms a source element 154, comprising, for example, source lines 150, 152 as shown in FIG. 18 . The mask layer 132 for forming a memory device as shown in FIG. 19 .
Referring to FIG. 19 , the source element 154, comprising source lines 150, 152, is disposed between the upper surface 156 of the substrate 102 and the lower surface 158 of the channel element 140 comprising, for example, the channel lines 142, 144, 146, 148. The bit lines 134, 136, 138 are disposed on the upper surface 160 of the channel element 140. The source element 154 and the substrate 102 are separated from each other by the dielectric element 120. The substrate 102 may be used as a bottom gate for reducing resistance of the source element 154. For example, the source line 152 of the source element 154 below the channel lines 144, 146, 148 on the same sidewall of the stacked structure 110 and separated from each other is single or continuously extended. For example, the source line 150 and the source line 152 respectively below the channel line 142 and the channel line 144 on the opposite sidewalls of the stacked structure 110 are separated from each other. The channel lines 142, 144, 146, 148 have a long side (extended in Y direction) perpendicular to a long side (extended in Z direction) that the source lines 150, 152 have.
Referring to FIG. 19 , in one embodiment, the string selection lines 112, the word lines 114, and the ground selection lines 116 have a first type conductivity (such as P type); the bit lines 134, 136, 138, the source element 154 (comprising the source lines 150, 152) and the channel element 140 (comprising the channel lines 142, 144, 146, 148) have a second type conductivity (such as N type) opposite to the first type conductivity. In embodiments, the channel element 140 has a dopant concentration smaller than a dopant concentration that the source element 154 has. The dopant concentration of the channel element 140 may also be smaller than a dopant concentration that the bit lines 134, 136, 138 have. In some embodiments, the bit lines 134, 136, 138 and the channel element 140 have opposite the first type conductivity and the second type conductivity respectively, and form a PN diode.
Referring to FIG. 19 , in some embodiments, the string selection lines 112, the word lines 114, and the ground selection lines 116 are all P+ type. The string selection lines 112, the word lines 114, and the ground selection lines 116 may also all be N− type. In one embodiment, the string selection lines 112 and the word lines 114 are all N− type, and the ground selection lines 116 are N+ type. In other embodiments, the string selection line 112 is P type, the ground selection line 116 is N+ type, one of the word lines 114 adjacent to the string selection lines 112 is N type, and another one of the word lines 114 adjacent to the ground selection line 116 is P type.
Referring to FIG. 19 , in one embodiment, the string selection line 112 and the ground selection line 116 respectively have a big thickness T1 and a big thickness T2 (i.e. corresponding channel length), equal to, usually bigger than a thickness T3 that the word line 114 has, for excellent switching, low leakage, and high punch-through capability. In one embodiment, the thickness T1 and the thickness T2 are 2000 Å. The thickness T3 is 300 Å. The thickness T4 of the most bottom of the insulating lines 118 may be 2000 Å. The thickness T5 of the others of the insulating lines 118 may be 300 Å.
Referring to FIG. 19 , the memory device is a 3D vertical gate channel memory device, for example, comprising a NAND flash memory and a anti-fuse memory, etc. The memory device has the architecture scalable below 30 nm (half pitch) in both X and Y direction. Therefore, the memory device has a high element density.
While the disclosure has been described by way of example and in terms of the exemplary embodiment(s), it is to be understood that the disclosure is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (39)
1. A memory device, comprising:
a substrate;
a plurality of stacked structures disposed on the substrate, wherein each of the stacked structures comprises a string selection line, a word line, a ground selection line and an insulating line lines, the string selection line, the word line and the ground selection line are separated from each other by the insulating line lines;
a channel element disposed between the stacked structures;
a dielectric element disposed between the channel element and the stacked structure;
a source element disposed between an upper surface of a substrate and the lower surface of the channel element; and
a bit line disposed on the upper surface of the channel element.
2. The memory device according to claim 1 , wherein the source element and the substrate are separated from each other by the dielectric element, the substrate is used as a bottom gate.
3. The memory device according to claim 1 , wherein the string selection line, the word line and the ground selection line have a first type conductivity, the source element, the channel element and the bit line have a second type conductivity opposite to the first type conductivity, the channel element has a dopant concentration smaller than dopant concentrations that the source element and the bit line have.
4. The memory device according to claim 1 , wherein the bit line, the string selection line, the word line and the ground selection line have a first type conductivity, the source element and the channel element have a second type conductivity opposite to the first type conductivity, the channel element has a dopant concentration smaller than a dopant concentration that the source element has.
5. The memory device according to claim 1 , wherein the bit line has a first type conductivity, the channel element has a second type conductivity opposite to the first type conductivity.
6. The memory device according to claim 1 , wherein the channel element and the bit line form a PN diode.
7. The memory device according to claim 1 , wherein the source element comprises a source layer covering the substrate.
8. The memory device according to claim 1 , wherein the channel element comprises a plurality of channel lines, the source element comprises a plurality of source lines,
one of the source lines below the channel lines on the same sidewall of the stacked structure is continuously extended;
the source lines below the channel lines on the opposite sidewalls of the stacked structure are separated from each other.
9. The memory device according to claim 1 , wherein the channel element comprises a plurality of channel lines, the source element comprises a plurality of source lines, the channel line has a long side perpendicular to a long side that the source line has.
10. A method for manufacturing a memory device, comprising:
disposing a plurality of stacked structures on a substrate, wherein each of the stacked structures comprises a string selection line, a word line, a ground selection line and an insulating line lines, the string selection line, the word line and the ground selection line are separated from each other by the insulating line lines;
disposing a channel element between the stacked structures;
disposing a dielectric element between the channel element and the stacked structure;
disposing a source element between an upper surface of the substrate and a lower surface of the channel element; and
disposing a bit line on the upper surface of the channel element.
11. The method for manufacturing the memory device according to claim 10 , wherein the stacked structures has a space therebetween, the source element comprises a source line, the method for manufacturing the memory device comprises:
forming a dielectric element on the substrate and the stacked structures exposed by the space;
forming a conductive material for filling the space; and
removing a portion of the conductive material for forming the source line and the channel element, wherein the source line and the channel element are disposed in the space, the source line and the substrate are separated from each other by the dielectric element.
12. The method for manufacturing the memory device according to claim 11 , wherein the conductive material is extended on the stacked structure, the bit line is formed by a method comprising:
doping a portion of the conductive material extended on the stacked structure; and
removing a portion of the doped conductive material for forming the bit line.
13. The method for manufacturing the memory device according to claim 10 , wherein the source element comprises a source layer covering the substrate, the method for manufacturing the memory device comprises:
alternately stacking a plurality of sacrificial layers and a plurality of insulating layers;
forming a first opening in the alternately-stacked sacrificial layers and insulating layers;
forming the channel element by an epitaxial growth on the source layer exposed by the first opening;
forming a second opening in the alternately-stacked sacrificial layers and insulating layers;
removing the sacrificial layer exposed by the second opening for forming a slit exposing the channel element;
forming the dielectric element exposed by the slit; and
forming a conductive material filling in the slit for forming the string selection line, the word line and the ground selection line.
14. The method for manufacturing the memory device according to claim 13 , wherein the source layer and the channel element are composed of a single crystal material, and the channel element is formed by an epitaxial growth.
15. The method for manufacturing the memory device according to claim 13 , wherein the source layer is a single crystal silicon, the insulating line is an oxide, the sacrificial layer is a silicon nitride, the second opening exposes the source layer and the insulating line, the sacrificial layer exposed by the second opening is removed by a method using a hot H3PO4.
16. A method for operating a memory device, comprising:
providing a memory device comprising:
a substrate;
a plurality of stacks of horizontal lines of conductive material stacked structures disposed on vertically over the substrate, wherein each of the stacked structures comprises stacks in the plurality of stacks includes horizontal lines configured respectively as a string selection line, a word line, and a ground selection line and an insulating line, the string selection line, the word line and the ground selection line are being separated from each other by the insulating line lines;
a channel element comprising a plurality of channel lines, the channel lines are being disposed vertically between the stacked structures stacks and separated from each other;
a dielectric element material disposed between the channel lines and sides of the stacked structures stacks;
a source element disposed between an upper surface of the substrate and a lower surface of in electrical communication with the channel lines; and
a bit line disposed on a upper surface of in electrical communication with the channel element; and lines, wherein the method comprises selecting at least one of the channel lines to be turned on.
17. The method for operating the memory device according to claim 16 , wherein the string selection line, the word line and the ground selection line have a first type conductivity, the source element, the channel element and the bit line have a second type conductivity opposite to the first type conductivity,
the channel line is turned on by a method comprising:wherein said selecting comprises:
applying a first bias voltage to the string selection lines of the stacked structures stacks of horizontal lines on the two opposite sidewalls of the selected channel line.
18. The method for operating the memory device according to claim 17 , further comprising wherein said selecting comprises applying a second bias voltage to the string selection line of the stacked structure stacks on one sidewall of the channel line not selected and to be turned off, wherein the turned off channel line and the turned-on channel line have the common string selection line that the first bias voltage applied to, the first bias voltage is opposite to the second bias voltage.
19. The method for operating the memory device according to claim 18 , wherein the first type conductivity is P type conductivity, the second type conductivity is N type conductivity, the first bias voltage is a positive bias voltage, and the second bias voltage is a negative bias voltage.
20. The method for operating the memory device according to claim 17 , further comprising applying a second bias voltage to the string selection lines of the stacked structures stacks on the opposite sidewalls of the channel line not selected and to be turned off.
21. The method for operating the memory device according to claim 20 , wherein the first bias voltage and the second bias voltage are respectively applied to a portion adjacent to the channel line to be turned on and a portion adjacent to the channel line to be turned off of the single string selection line.
22. The method for operating the memory device according to claim 16 , further comprising applying a third bias voltage and a fourth bias voltage different from each other to the word lines of the stacked structures stacks on the two opposite sidewalls of the channel line.
23. The method for operating the memory device according to claim 22 , wherein the third bias voltage is VPGM or VREAD, the fourth bias voltage is zero.
24. The method for operating the memory device according to claim 16 , wherein the bit line, the string selection line, the word line and the ground selection line have a first type conductivity, the source element and the channel lines have a second type conductivity,
the selected channel line is turned on by a method comprising:
applying a zero voltage or grounding the source element below the selected channel line.
25. The method for operating the memory device according to claim 16 , further comprising floating the second channel line, and applying a fifth bias voltage to the source element below the channel line unselected and to be turned off.
26. The method for operating the memory device according to claim 25 , wherein the first type conductivity is P type conductivity, the second type conductivity is N type conductivity, the fifth bias voltage is a positive bias voltage.
27. A memory device, comprising:
a plurality of stacks of horizontal lines of conductive material, each comprising;
a string selection line,
a word line, and
a ground selection line,
a channel element comprising;
a first channel line disposed between a first stack and a second stack of the plurality of stacks; and
a second channel line disposed between the second stack and a third stack of the plurality of stacked structures;
a first charge storing element between and contacting the second channel line and the word line of the first stack;
a second charge storing element between and contacting the second channel line and the word line of the second stack; and
wherein the word line of the first stack and the word line of the second stack are electrically separate in the memory device such that different bias voltages may be applied concurrently to the word line of the first stack and the word line of the second stack to access selectively the first charge storing element or the second charge storage element.
28. The memory device according to claim 27, including a source element contacting the first and second channel lines, and a bit line contacting the first and second channel lines, wherein the string selection lines, the word lines and the ground selection lines have a first type conductivity, and the source element, the first and second channel lines and the bit line have a second type conductivity opposite to the first type conductivity.
29. The memory device according to claim 27, including a source element contacting the first and second channel lines, and a bit line contacting the first and second channel lines, wherein the bit line, the string selection lines, the word lines and the ground selection line have a first type conductivity, and the source element and the first and second channel lines have a second type conductivity opposite to the first type conductivity.
30. The memory device according to claim 27, including a source element contacting the first and second channel lines, and a bit line contacting the first and second channel lines, wherein the bit line has a first type conductivity, and the first and second channel lines have a second type conductivity opposite to the first type conductivity.
31. The memory device according to claim 27, including a source element contacting the first and second channel lines, and a bit line contacting the first and second channel lines, wherein the first channel line and the bit line form a PN diode.
32. The memory device according to claim 27, including a source element in electrical communication with the first and second channel lines, and a bit line in electrical communication with the first and second channel lines.
33. The memory device according to claim 27, including a source element disposed below and contacting the first and second channel lines, and a bit line disposed above and contacting the first and second channel lines.
34. A method for manufacturing a memory device, comprising:
disposing a plurality of stacks of horizontal lines of conductive material on a substrate, wherein each of the stacks comprises a string selection line, a word line, and a ground selection line;
disposing a channel element between the stacks, the channel element comprising:
a first channel line disposed between a first and a second stacks of the plurality of stacks; and
a second channel line disposed between the second stack and a third stack of the plurality of stacks;
disposing a first charge storing element between and contacting the second channel line and the word line of the first stack;
disposing a second charge storing element between and contacting the second channel line and the word line of the second stack;
wherein the word line of the first stack and the word line of the second stack are electrically separate in the memory device such that different bias voltages may be applied concurrently to the word line of the first stack and the word line of the second stack.
35. The method of claim 34, including:
disposing a source element comprising source lines below and contacting the first and second channel lines; and
disposing a bit line above and contacting the first and second channel lines.
36. A method for operating a memory device comprising:
a plurality of stacks of horizontal lines of conductive material, each comprising:
a string selection line;
a word line; and
a ground selection line;
wherein the first channel line is disposed between a first stack and a second stack of the plurality of stacks; and
a second channel line is disposed between the second stack and a third stack of the plurality of stacks;
a first charge storing element between and contacting the second channel line and the word line of the first stack;
a second charge storing element between and contacting the second channel line and the word line of the second stack; and
the method comprising:
applying a first bias voltage to the word line of the first stack; and
applying a second bias voltage, different than the first bias voltage, to the word line of the second stack in an operation to selectively read or program data in either of the first or second charge storage elements.
37. The method for operating the memory device according to claim 36, wherein the string selection lines, the word lines and the ground selection lines have a first type conductivity, the source element, the channel element and the bit line have a second type conductivity opposite to the first type conductivity; and
wherein the first type conductivity is P type conductivity, the second type conductivity is N type conductivity, the first bias voltage is a positive bias voltage, and the second bias voltage is a negative bias voltage.
38. The method for operating the memory device according to claim 36, wherein the first bias voltage is VPGM or VREAD.
39. The method for operating the memory device according to claim 36, wherein the bit lines, the string selection lines, the word lines and the ground selection lines have a first conductivity type, and the source element and the channel lines have a second conductivity type.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/602,158 USRE46522E1 (en) | 2011-01-19 | 2015-01-21 | Memory device, manufacturing method and operating method of the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/009,464 US8363476B2 (en) | 2011-01-19 | 2011-01-19 | Memory device, manufacturing method and operating method of the same |
US14/602,158 USRE46522E1 (en) | 2011-01-19 | 2015-01-21 | Memory device, manufacturing method and operating method of the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/009,464 Reissue US8363476B2 (en) | 2011-01-19 | 2011-01-19 | Memory device, manufacturing method and operating method of the same |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE46522E1 true USRE46522E1 (en) | 2017-08-22 |
Family
ID=46490657
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/009,464 Ceased US8363476B2 (en) | 2011-01-19 | 2011-01-19 | Memory device, manufacturing method and operating method of the same |
US13/707,632 Active US8644077B2 (en) | 2011-01-19 | 2012-12-07 | Memory device, manufacturing method and operating method of the same |
US14/602,158 Active 2031-07-30 USRE46522E1 (en) | 2011-01-19 | 2015-01-21 | Memory device, manufacturing method and operating method of the same |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/009,464 Ceased US8363476B2 (en) | 2011-01-19 | 2011-01-19 | Memory device, manufacturing method and operating method of the same |
US13/707,632 Active US8644077B2 (en) | 2011-01-19 | 2012-12-07 | Memory device, manufacturing method and operating method of the same |
Country Status (1)
Country | Link |
---|---|
US (3) | US8363476B2 (en) |
Families Citing this family (190)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI433302B (en) * | 2009-03-03 | 2014-04-01 | Macronix Int Co Ltd | Integrated circuit self aligned 3d memory array and manufacturing method |
US9324576B2 (en) | 2010-05-27 | 2016-04-26 | Applied Materials, Inc. | Selective etch for silicon films |
US10283321B2 (en) | 2011-01-18 | 2019-05-07 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US8363476B2 (en) * | 2011-01-19 | 2013-01-29 | Macronix International Co., Ltd. | Memory device, manufacturing method and operating method of the same |
KR101809512B1 (en) | 2011-03-09 | 2017-12-15 | 삼성전자 주식회사 | Non-volatile memory device and method for manufacturing the same |
US8999856B2 (en) | 2011-03-14 | 2015-04-07 | Applied Materials, Inc. | Methods for etch of sin films |
US9064815B2 (en) | 2011-03-14 | 2015-06-23 | Applied Materials, Inc. | Methods for etch of metal and metal-oxide films |
US8808563B2 (en) | 2011-10-07 | 2014-08-19 | Applied Materials, Inc. | Selective etch of silicon by way of metastable hydrogen termination |
KR101965709B1 (en) * | 2011-10-18 | 2019-08-14 | 삼성전자주식회사 | Three Dimensional Semiconductor Memory Device |
KR20130076461A (en) * | 2011-12-28 | 2013-07-08 | 에스케이하이닉스 주식회사 | Nonvolatile memory device and method for fabricating the same |
US9267739B2 (en) | 2012-07-18 | 2016-02-23 | Applied Materials, Inc. | Pedestal with multi-zone temperature control and multiple purge capabilities |
US9373517B2 (en) | 2012-08-02 | 2016-06-21 | Applied Materials, Inc. | Semiconductor processing with DC assisted RF power for improved control |
US9023734B2 (en) | 2012-09-18 | 2015-05-05 | Applied Materials, Inc. | Radical-component oxide etch |
US9390937B2 (en) | 2012-09-20 | 2016-07-12 | Applied Materials, Inc. | Silicon-carbon-nitride selective etch |
US9132436B2 (en) | 2012-09-21 | 2015-09-15 | Applied Materials, Inc. | Chemical control features in wafer process equipment |
KR102005533B1 (en) * | 2012-10-22 | 2019-07-31 | 에스케이하이닉스 주식회사 | Semiconductor memory device and method for manufacturing the same |
US8969212B2 (en) | 2012-11-20 | 2015-03-03 | Applied Materials, Inc. | Dry-etch selectivity |
US8980763B2 (en) | 2012-11-30 | 2015-03-17 | Applied Materials, Inc. | Dry-etch for selective tungsten removal |
US8921234B2 (en) | 2012-12-21 | 2014-12-30 | Applied Materials, Inc. | Selective titanium nitride etching |
US9219073B2 (en) | 2014-01-17 | 2015-12-22 | Macronix International Co., Ltd. | Parallelogram cell design for high speed vertical channel 3D NAND memory |
US9437605B2 (en) | 2012-12-24 | 2016-09-06 | Macronix International Co., Ltd. | 3D NAND array architecture |
US9502349B2 (en) | 2014-01-17 | 2016-11-22 | Macronix International Co., Ltd. | Separated lower select line in 3D NAND architecture |
US9224474B2 (en) | 2013-01-09 | 2015-12-29 | Macronix International Co., Ltd. | P-channel 3D memory array and methods to program and erase the same at bit level and block level utilizing band-to-band and fowler-nordheim tunneling principals |
US8987914B2 (en) | 2013-02-07 | 2015-03-24 | Macronix International Co., Ltd. | Conductor structure and method |
US10256079B2 (en) | 2013-02-08 | 2019-04-09 | Applied Materials, Inc. | Semiconductor processing systems having multiple plasma configurations |
US8853818B2 (en) | 2013-02-20 | 2014-10-07 | Macronix International Co., Ltd. | 3D NAND flash memory |
US9362130B2 (en) | 2013-03-01 | 2016-06-07 | Applied Materials, Inc. | Enhanced etching processes using remote plasma sources |
US9040422B2 (en) | 2013-03-05 | 2015-05-26 | Applied Materials, Inc. | Selective titanium nitride removal |
US9214351B2 (en) | 2013-03-12 | 2015-12-15 | Macronix International Co., Ltd. | Memory architecture of thin film 3D array |
US8993429B2 (en) | 2013-03-12 | 2015-03-31 | Macronix International Co., Ltd. | Interlayer conductor structure and method |
US8928149B2 (en) | 2013-03-12 | 2015-01-06 | Macronix International Co., Ltd. | Interlayer conductor and method for forming |
US8981567B2 (en) | 2013-03-13 | 2015-03-17 | Macronix International Co., Ltd. | 3-D IC device with enhanced contact area |
US9379126B2 (en) * | 2013-03-14 | 2016-06-28 | Macronix International Co., Ltd. | Damascene conductor for a 3D device |
US20140271097A1 (en) | 2013-03-15 | 2014-09-18 | Applied Materials, Inc. | Processing systems and methods for halide scavenging |
JP6031394B2 (en) * | 2013-03-29 | 2016-11-24 | 旺宏電子股▲ふん▼有限公司 | 3D NAND flash memory |
US9287406B2 (en) | 2013-06-06 | 2016-03-15 | Macronix International Co., Ltd. | Dual-mode transistor devices and methods for operating same |
US9117526B2 (en) | 2013-07-08 | 2015-08-25 | Macronix International Co., Ltd. | Substrate connection of three dimensional NAND for improving erase performance |
US9493879B2 (en) | 2013-07-12 | 2016-11-15 | Applied Materials, Inc. | Selective sputtering for pattern transfer |
US20150048434A1 (en) * | 2013-08-16 | 2015-02-19 | Conversant Intellectual Property Management Inc | Structure and Method of Manufacturing a Stacked Memory Array for Junction-Free Cell Transistors |
US9047953B2 (en) | 2013-08-22 | 2015-06-02 | Macronix International Co., Ltd. | Memory device structure with page buffers in a page-buffer level separate from the array level |
US9773648B2 (en) | 2013-08-30 | 2017-09-26 | Applied Materials, Inc. | Dual discharge modes operation for remote plasma |
US9099538B2 (en) | 2013-09-17 | 2015-08-04 | Macronix International Co., Ltd. | Conductor with a plurality of vertical extensions for a 3D device |
US9070447B2 (en) | 2013-09-26 | 2015-06-30 | Macronix International Co., Ltd. | Contact structure and forming method |
US8970040B1 (en) | 2013-09-26 | 2015-03-03 | Macronix International Co., Ltd. | Contact structure and forming method |
US9041068B2 (en) | 2013-10-01 | 2015-05-26 | Macronix International Co., Ltd. | 3D semiconductor device and 3D logic array structure thereof |
US9202750B2 (en) | 2013-10-31 | 2015-12-01 | Macronix International Co., Ltd. | Stacked 3D memory with isolation layer between memory blocks and access conductors coupled to decoding elements in memory blocks |
US9576809B2 (en) | 2013-11-04 | 2017-02-21 | Applied Materials, Inc. | Etch suppression with germanium |
US9520303B2 (en) | 2013-11-12 | 2016-12-13 | Applied Materials, Inc. | Aluminum selective etch |
KR102063530B1 (en) * | 2013-11-22 | 2020-01-08 | 매크로닉스 인터내셔널 컴퍼니 리미티드 | Stacked 3d memory |
US9245762B2 (en) | 2013-12-02 | 2016-01-26 | Applied Materials, Inc. | Procedure for etch rate consistency |
US9373632B2 (en) | 2014-01-17 | 2016-06-21 | Macronix International Co., Ltd. | Twisted array design for high speed vertical channel 3D NAND memory |
US9679849B1 (en) | 2014-01-17 | 2017-06-13 | Macronix International Co., Ltd. | 3D NAND array with sides having undulating shapes |
US9343322B2 (en) | 2014-01-17 | 2016-05-17 | Macronix International Co., Ltd. | Three dimensional stacking memory film structure |
US9698156B2 (en) | 2015-03-03 | 2017-07-04 | Macronix International Co., Ltd. | Vertical thin-channel memory |
US9396989B2 (en) | 2014-01-27 | 2016-07-19 | Applied Materials, Inc. | Air gaps between copper lines |
US9385028B2 (en) | 2014-02-03 | 2016-07-05 | Applied Materials, Inc. | Air gap process |
US9419010B2 (en) | 2014-02-24 | 2016-08-16 | Macronix International Co., Ltd. | High aspect ratio etching method |
US9499898B2 (en) | 2014-03-03 | 2016-11-22 | Applied Materials, Inc. | Layered thin film heater and method of fabrication |
US9263461B2 (en) | 2014-03-07 | 2016-02-16 | Micron Technology, Inc. | Apparatuses including memory arrays with source contacts adjacent edges of sources |
US9299537B2 (en) | 2014-03-20 | 2016-03-29 | Applied Materials, Inc. | Radial waveguide systems and methods for post-match control of microwaves |
US9903020B2 (en) | 2014-03-31 | 2018-02-27 | Applied Materials, Inc. | Generation of compact alumina passivation layers on aluminum plasma equipment components |
US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
US9520485B2 (en) | 2014-05-21 | 2016-12-13 | Macronix International Co., Ltd. | 3D independent double gate flash memory on bounded conductor layer |
US9147468B1 (en) | 2014-05-21 | 2015-09-29 | Macronix International Co., Ltd. | Multiple-bit-per-cell, independent double gate, vertical channel memory |
US9397110B2 (en) | 2014-05-21 | 2016-07-19 | Macronix International Co., Ltd. | 3D independent double gate flash memory |
US9309598B2 (en) | 2014-05-28 | 2016-04-12 | Applied Materials, Inc. | Oxide and metal removal |
US9721964B2 (en) | 2014-06-05 | 2017-08-01 | Macronix International Co., Ltd. | Low dielectric constant insulating material in 3D memory |
US9406523B2 (en) | 2014-06-19 | 2016-08-02 | Applied Materials, Inc. | Highly selective doped oxide removal method |
US9378969B2 (en) | 2014-06-19 | 2016-06-28 | Applied Materials, Inc. | Low temperature gas-phase carbon removal |
US9356037B2 (en) | 2014-07-07 | 2016-05-31 | Macronix International Co., Ltd. | Memory architecture of 3D array with interleaved control structures |
US9425058B2 (en) | 2014-07-24 | 2016-08-23 | Applied Materials, Inc. | Simplified litho-etch-litho-etch process |
US9378978B2 (en) | 2014-07-31 | 2016-06-28 | Applied Materials, Inc. | Integrated oxide recess and floating gate fin trimming |
US9496167B2 (en) | 2014-07-31 | 2016-11-15 | Applied Materials, Inc. | Integrated bit-line airgap formation and gate stack post clean |
US20160042968A1 (en) * | 2014-08-05 | 2016-02-11 | Applied Materials, Inc. | Integrated oxide and si etch for 3d cell channel mobility improvements |
US9659753B2 (en) | 2014-08-07 | 2017-05-23 | Applied Materials, Inc. | Grooved insulator to reduce leakage current |
US9620217B2 (en) | 2014-08-12 | 2017-04-11 | Macronix International Co., Ltd. | Sub-block erase |
US9553102B2 (en) * | 2014-08-19 | 2017-01-24 | Applied Materials, Inc. | Tungsten separation |
US9349745B2 (en) | 2014-08-25 | 2016-05-24 | Macronix International Co., Ltd. | 3D NAND nonvolatile memory with staggered vertical gates |
JP6266479B2 (en) | 2014-09-12 | 2018-01-24 | 東芝メモリ株式会社 | Memory system |
US9224473B1 (en) | 2014-09-15 | 2015-12-29 | Macronix International Co., Ltd. | Word line repair for 3D vertical channel memory |
US9355862B2 (en) | 2014-09-24 | 2016-05-31 | Applied Materials, Inc. | Fluorine-based hardmask removal |
US9368364B2 (en) | 2014-09-24 | 2016-06-14 | Applied Materials, Inc. | Silicon etch process with tunable selectivity to SiO2 and other materials |
US9613822B2 (en) | 2014-09-25 | 2017-04-04 | Applied Materials, Inc. | Oxide etch selectivity enhancement |
US9379131B2 (en) * | 2014-10-06 | 2016-06-28 | Macronix International Co., Ltd. | Three dimensional stacked semiconductor structure and method for manufacturing the same |
US9355922B2 (en) | 2014-10-14 | 2016-05-31 | Applied Materials, Inc. | Systems and methods for internal surface conditioning in plasma processing equipment |
US9966240B2 (en) | 2014-10-14 | 2018-05-08 | Applied Materials, Inc. | Systems and methods for internal surface conditioning assessment in plasma processing equipment |
CN105590933B (en) * | 2014-10-23 | 2018-07-27 | 旺宏电子股份有限公司 | 3-D stacks semiconductor structure and its manufacturing method |
US9589979B2 (en) | 2014-11-19 | 2017-03-07 | Macronix International Co., Ltd. | Vertical and 3D memory devices and methods of manufacturing the same |
US11637002B2 (en) | 2014-11-26 | 2023-04-25 | Applied Materials, Inc. | Methods and systems to enhance process uniformity |
US9455007B2 (en) | 2014-12-01 | 2016-09-27 | Macronix International Co., Ltd. | Word line driver circuitry and compact memory using same |
US10573496B2 (en) | 2014-12-09 | 2020-02-25 | Applied Materials, Inc. | Direct outlet toroidal plasma source |
US10224210B2 (en) | 2014-12-09 | 2019-03-05 | Applied Materials, Inc. | Plasma processing system with direct outlet toroidal plasma source |
US9741569B2 (en) | 2014-12-16 | 2017-08-22 | Macronix International Co., Ltd. | Forming memory using doped oxide |
US9397113B2 (en) | 2014-12-23 | 2016-07-19 | Macronix International Co., Ltd. | Memory architecture of array with single gate memory devices |
US9502258B2 (en) | 2014-12-23 | 2016-11-22 | Applied Materials, Inc. | Anisotropic gap etch |
TW201624623A (en) | 2014-12-25 | 2016-07-01 | 力晶科技股份有限公司 | Non-volatile memory and fabricating method thereof |
US9356105B1 (en) | 2014-12-29 | 2016-05-31 | Macronix International Co., Ltd. | Ring gate transistor design for flash memory |
US11257693B2 (en) | 2015-01-09 | 2022-02-22 | Applied Materials, Inc. | Methods and systems to improve pedestal temperature control |
US9373522B1 (en) | 2015-01-22 | 2016-06-21 | Applied Mateials, Inc. | Titanium nitride removal |
US9449846B2 (en) | 2015-01-28 | 2016-09-20 | Applied Materials, Inc. | Vertical gate separation |
US20160225652A1 (en) | 2015-02-03 | 2016-08-04 | Applied Materials, Inc. | Low temperature chuck for plasma processing systems |
US9728437B2 (en) | 2015-02-03 | 2017-08-08 | Applied Materials, Inc. | High temperature chuck for plasma processing systems |
TWI571960B (en) * | 2015-02-05 | 2017-02-21 | 旺宏電子股份有限公司 | Semiconductor structure and method for manufacturing the same |
US9418743B1 (en) | 2015-02-17 | 2016-08-16 | Macronix International Co., Ltd. | 3D NAND memory with decoder and local word line drivers |
US9530503B2 (en) | 2015-02-19 | 2016-12-27 | Macronix International Co., Ltd. | And-type SGVC architecture for 3D NAND flash |
US9881805B2 (en) | 2015-03-02 | 2018-01-30 | Applied Materials, Inc. | Silicon selective removal |
US9524980B2 (en) | 2015-03-03 | 2016-12-20 | Macronix International Co., Ltd. | U-shaped vertical thin-channel memory |
US9490017B2 (en) | 2015-03-10 | 2016-11-08 | Macronix International Co., Ltd. | Forced-bias method in sub-block erase |
US9607702B2 (en) | 2015-03-25 | 2017-03-28 | Macronix International Co., Ltd. | Sub-block page erase in 3D p-channel flash memory |
US9379129B1 (en) | 2015-04-13 | 2016-06-28 | Macronix International Co., Ltd. | Assist gate structures for three-dimensional (3D) vertical gate array memory structure |
US9478259B1 (en) | 2015-05-05 | 2016-10-25 | Macronix International Co., Ltd. | 3D voltage switching transistors for 3D vertical gate memory array |
TWI564996B (en) * | 2015-05-05 | 2017-01-01 | 旺宏電子股份有限公司 | Semiconductor device and manufacturing method thereof |
US9508446B1 (en) | 2015-06-24 | 2016-11-29 | Macronix International Co., Ltd. | Temperature compensated reverse current for memory |
US9373403B1 (en) | 2015-07-02 | 2016-06-21 | Macronix International Co., Ltd. | 3D NAND memory device and operation thereof |
US9691645B2 (en) | 2015-08-06 | 2017-06-27 | Applied Materials, Inc. | Bolted wafer chuck thermal management systems and methods for wafer processing systems |
US9741593B2 (en) | 2015-08-06 | 2017-08-22 | Applied Materials, Inc. | Thermal management systems and methods for wafer processing systems |
US9349605B1 (en) | 2015-08-07 | 2016-05-24 | Applied Materials, Inc. | Oxide etch selectivity systems and methods |
US10504700B2 (en) | 2015-08-27 | 2019-12-10 | Applied Materials, Inc. | Plasma etching systems and methods with secondary plasma injection |
US9412752B1 (en) | 2015-09-22 | 2016-08-09 | Macronix International Co., Ltd. | Reference line and bit line structure for 3D memory |
US9401371B1 (en) | 2015-09-24 | 2016-07-26 | Macronix International Co., Ltd. | Sacrificial spin-on glass for air gap formation after bl isolation process in single gate vertical channel 3D NAND flash |
TWI582964B (en) | 2015-12-30 | 2017-05-11 | 旺宏電子股份有限公司 | A memory device and method for fabricating the same |
KR102432483B1 (en) * | 2015-12-31 | 2022-08-12 | 에스케이하이닉스 주식회사 | Data storage device and method of driving the same |
US10522371B2 (en) | 2016-05-19 | 2019-12-31 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US10504754B2 (en) | 2016-05-19 | 2019-12-10 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US9865484B1 (en) | 2016-06-29 | 2018-01-09 | Applied Materials, Inc. | Selective etch using material modification and RF pulsing |
US10629473B2 (en) | 2016-09-09 | 2020-04-21 | Applied Materials, Inc. | Footing removal for nitride spacer |
US10062575B2 (en) | 2016-09-09 | 2018-08-28 | Applied Materials, Inc. | Poly directional etch by oxidation |
US9934942B1 (en) | 2016-10-04 | 2018-04-03 | Applied Materials, Inc. | Chamber with flow-through source |
US10546729B2 (en) | 2016-10-04 | 2020-01-28 | Applied Materials, Inc. | Dual-channel showerhead with improved profile |
US9721789B1 (en) | 2016-10-04 | 2017-08-01 | Applied Materials, Inc. | Saving ion-damaged spacers |
US10062585B2 (en) | 2016-10-04 | 2018-08-28 | Applied Materials, Inc. | Oxygen compatible plasma source |
US10062579B2 (en) | 2016-10-07 | 2018-08-28 | Applied Materials, Inc. | Selective SiN lateral recess |
US9947549B1 (en) | 2016-10-10 | 2018-04-17 | Applied Materials, Inc. | Cobalt-containing material removal |
US10163696B2 (en) | 2016-11-11 | 2018-12-25 | Applied Materials, Inc. | Selective cobalt removal for bottom up gapfill |
US9768034B1 (en) | 2016-11-11 | 2017-09-19 | Applied Materials, Inc. | Removal methods for high aspect ratio structures |
US10242908B2 (en) | 2016-11-14 | 2019-03-26 | Applied Materials, Inc. | Airgap formation with damage-free copper |
US10026621B2 (en) | 2016-11-14 | 2018-07-17 | Applied Materials, Inc. | SiN spacer profile patterning |
US10566206B2 (en) | 2016-12-27 | 2020-02-18 | Applied Materials, Inc. | Systems and methods for anisotropic material breakthrough |
US10431429B2 (en) | 2017-02-03 | 2019-10-01 | Applied Materials, Inc. | Systems and methods for radial and azimuthal control of plasma uniformity |
US10403507B2 (en) | 2017-02-03 | 2019-09-03 | Applied Materials, Inc. | Shaped etch profile with oxidation |
US10043684B1 (en) | 2017-02-06 | 2018-08-07 | Applied Materials, Inc. | Self-limiting atomic thermal etching systems and methods |
US10319739B2 (en) | 2017-02-08 | 2019-06-11 | Applied Materials, Inc. | Accommodating imperfectly aligned memory holes |
US10943834B2 (en) | 2017-03-13 | 2021-03-09 | Applied Materials, Inc. | Replacement contact process |
US10319649B2 (en) | 2017-04-11 | 2019-06-11 | Applied Materials, Inc. | Optical emission spectroscopy (OES) for remote plasma monitoring |
US10043819B1 (en) | 2017-05-17 | 2018-08-07 | Macronix International Co., Ltd. | Method for manufacturing 3D NAND memory using gate replacement, and resulting structures |
US11276590B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Multi-zone semiconductor substrate supports |
US11276559B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Semiconductor processing chamber for multiple precursor flow |
US10049891B1 (en) | 2017-05-31 | 2018-08-14 | Applied Materials, Inc. | Selective in situ cobalt residue removal |
US10497579B2 (en) | 2017-05-31 | 2019-12-03 | Applied Materials, Inc. | Water-free etching methods |
US10920320B2 (en) | 2017-06-16 | 2021-02-16 | Applied Materials, Inc. | Plasma health determination in semiconductor substrate processing reactors |
US10541246B2 (en) | 2017-06-26 | 2020-01-21 | Applied Materials, Inc. | 3D flash memory cells which discourage cross-cell electrical tunneling |
US10727080B2 (en) | 2017-07-07 | 2020-07-28 | Applied Materials, Inc. | Tantalum-containing material removal |
US10541184B2 (en) | 2017-07-11 | 2020-01-21 | Applied Materials, Inc. | Optical emission spectroscopic techniques for monitoring etching |
US10354889B2 (en) | 2017-07-17 | 2019-07-16 | Applied Materials, Inc. | Non-halogen etching of silicon-containing materials |
US10170336B1 (en) | 2017-08-04 | 2019-01-01 | Applied Materials, Inc. | Methods for anisotropic control of selective silicon removal |
US10043674B1 (en) | 2017-08-04 | 2018-08-07 | Applied Materials, Inc. | Germanium etching systems and methods |
US10297458B2 (en) | 2017-08-07 | 2019-05-21 | Applied Materials, Inc. | Process window widening using coated parts in plasma etch processes |
US10283324B1 (en) | 2017-10-24 | 2019-05-07 | Applied Materials, Inc. | Oxygen treatment for nitride etching |
US10128086B1 (en) | 2017-10-24 | 2018-11-13 | Applied Materials, Inc. | Silicon pretreatment for nitride removal |
US10256112B1 (en) | 2017-12-08 | 2019-04-09 | Applied Materials, Inc. | Selective tungsten removal |
US10903054B2 (en) | 2017-12-19 | 2021-01-26 | Applied Materials, Inc. | Multi-zone gas distribution systems and methods |
US11328909B2 (en) | 2017-12-22 | 2022-05-10 | Applied Materials, Inc. | Chamber conditioning and removal processes |
US10854426B2 (en) | 2018-01-08 | 2020-12-01 | Applied Materials, Inc. | Metal recess for semiconductor structures |
US10964512B2 (en) | 2018-02-15 | 2021-03-30 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus and methods |
US10679870B2 (en) | 2018-02-15 | 2020-06-09 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus |
TWI766433B (en) | 2018-02-28 | 2022-06-01 | 美商應用材料股份有限公司 | Systems and methods to form airgaps |
US10593560B2 (en) | 2018-03-01 | 2020-03-17 | Applied Materials, Inc. | Magnetic induction plasma source for semiconductor processes and equipment |
US10319600B1 (en) | 2018-03-12 | 2019-06-11 | Applied Materials, Inc. | Thermal silicon etch |
US10497573B2 (en) | 2018-03-13 | 2019-12-03 | Applied Materials, Inc. | Selective atomic layer etching of semiconductor materials |
US10573527B2 (en) | 2018-04-06 | 2020-02-25 | Applied Materials, Inc. | Gas-phase selective etching systems and methods |
US10490406B2 (en) | 2018-04-10 | 2019-11-26 | Appled Materials, Inc. | Systems and methods for material breakthrough |
US10699879B2 (en) | 2018-04-17 | 2020-06-30 | Applied Materials, Inc. | Two piece electrode assembly with gap for plasma control |
US10700004B2 (en) | 2018-04-23 | 2020-06-30 | Macronix International Co., Ltd. | 3D NAND world line connection structure |
US10886137B2 (en) | 2018-04-30 | 2021-01-05 | Applied Materials, Inc. | Selective nitride removal |
US10840254B2 (en) | 2018-05-22 | 2020-11-17 | Macronix International Co., Ltd. | Pitch scalable 3D NAND |
US10872778B2 (en) | 2018-07-06 | 2020-12-22 | Applied Materials, Inc. | Systems and methods utilizing solid-phase etchants |
US10755941B2 (en) | 2018-07-06 | 2020-08-25 | Applied Materials, Inc. | Self-limiting selective etching systems and methods |
US10672642B2 (en) | 2018-07-24 | 2020-06-02 | Applied Materials, Inc. | Systems and methods for pedestal configuration |
US10892198B2 (en) | 2018-09-14 | 2021-01-12 | Applied Materials, Inc. | Systems and methods for improved performance in semiconductor processing |
US11049755B2 (en) | 2018-09-14 | 2021-06-29 | Applied Materials, Inc. | Semiconductor substrate supports with embedded RF shield |
US11062887B2 (en) | 2018-09-17 | 2021-07-13 | Applied Materials, Inc. | High temperature RF heater pedestals |
US11417534B2 (en) | 2018-09-21 | 2022-08-16 | Applied Materials, Inc. | Selective material removal |
US10629608B2 (en) | 2018-09-26 | 2020-04-21 | Macronix International Co., Ltd. | 3D vertical channel tri-gate NAND memory with tilted hemi-cylindrical structure |
US11682560B2 (en) | 2018-10-11 | 2023-06-20 | Applied Materials, Inc. | Systems and methods for hafnium-containing film removal |
US11121002B2 (en) | 2018-10-24 | 2021-09-14 | Applied Materials, Inc. | Systems and methods for etching metals and metal derivatives |
US11437242B2 (en) | 2018-11-27 | 2022-09-06 | Applied Materials, Inc. | Selective removal of silicon-containing materials |
US11721527B2 (en) | 2019-01-07 | 2023-08-08 | Applied Materials, Inc. | Processing chamber mixing systems |
US10920319B2 (en) | 2019-01-11 | 2021-02-16 | Applied Materials, Inc. | Ceramic showerheads with conductive electrodes |
US11037947B2 (en) | 2019-04-15 | 2021-06-15 | Macronix International Co., Ltd. | Array of pillars located in a uniform pattern |
KR20210115716A (en) * | 2020-03-16 | 2021-09-27 | 삼성전자주식회사 | Semiconductor devices having a stud connected to string selection line |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070252201A1 (en) * | 2006-03-27 | 2007-11-01 | Masaru Kito | Nonvolatile semiconductor memory device and manufacturing method thereof |
US20070284620A1 (en) | 2006-05-23 | 2007-12-13 | Macronix International Co., Ltd. | Structure and Method of Sub-Gate and Architectures Employing Bandgap Engineered SONOS Devices |
US7729164B2 (en) * | 2007-10-12 | 2010-06-01 | Samsung Elctronics Co., Ltd. | Non-volatile memory device, method of operating the same, and method of fabricating the same |
US20100226195A1 (en) | 2009-03-03 | 2010-09-09 | Macronix International Co., Ltd. | Integrated circuit self aligned 3d memory array and manufacturing method |
US7800163B2 (en) * | 2007-10-05 | 2010-09-21 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device |
US20100296338A1 (en) * | 2009-05-19 | 2010-11-25 | Hae-Chan Park | Nonvolatile memory cell, nonvolatile memory device and method for driving the same |
US8026546B2 (en) * | 2008-05-09 | 2011-09-27 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
US8076198B2 (en) | 2009-01-14 | 2011-12-13 | Samsung Electronics Co., Ltd. | Method of fabricating nonvolatile memory device |
US20120068241A1 (en) | 2010-09-21 | 2012-03-22 | Kiwamu Sakuma | Nonvolatile semiconductor memory device and method of manufacturing the same |
US8163616B2 (en) * | 2008-12-10 | 2012-04-24 | Samsung Electronics Co., Ltd. | Methods of manufacturing nonvolatile memory devices |
US8169826B2 (en) * | 2009-07-15 | 2012-05-01 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101478678B1 (en) * | 2008-08-21 | 2015-01-02 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
KR101527195B1 (en) * | 2009-02-02 | 2015-06-10 | 삼성전자주식회사 | Nonvolatile memory device having vertical structure |
US8363476B2 (en) * | 2011-01-19 | 2013-01-29 | Macronix International Co., Ltd. | Memory device, manufacturing method and operating method of the same |
-
2011
- 2011-01-19 US US13/009,464 patent/US8363476B2/en not_active Ceased
-
2012
- 2012-12-07 US US13/707,632 patent/US8644077B2/en active Active
-
2015
- 2015-01-21 US US14/602,158 patent/USRE46522E1/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070252201A1 (en) * | 2006-03-27 | 2007-11-01 | Masaru Kito | Nonvolatile semiconductor memory device and manufacturing method thereof |
US7936004B2 (en) | 2006-03-27 | 2011-05-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and manufacturing method thereof |
US20070284620A1 (en) | 2006-05-23 | 2007-12-13 | Macronix International Co., Ltd. | Structure and Method of Sub-Gate and Architectures Employing Bandgap Engineered SONOS Devices |
US7414889B2 (en) | 2006-05-23 | 2008-08-19 | Macronix International Co., Ltd. | Structure and method of sub-gate and architectures employing bandgap engineered SONOS devices |
US7800163B2 (en) * | 2007-10-05 | 2010-09-21 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device |
US7729164B2 (en) * | 2007-10-12 | 2010-06-01 | Samsung Elctronics Co., Ltd. | Non-volatile memory device, method of operating the same, and method of fabricating the same |
US8026546B2 (en) * | 2008-05-09 | 2011-09-27 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
US8163616B2 (en) * | 2008-12-10 | 2012-04-24 | Samsung Electronics Co., Ltd. | Methods of manufacturing nonvolatile memory devices |
US8076198B2 (en) | 2009-01-14 | 2011-12-13 | Samsung Electronics Co., Ltd. | Method of fabricating nonvolatile memory device |
US20100226195A1 (en) | 2009-03-03 | 2010-09-09 | Macronix International Co., Ltd. | Integrated circuit self aligned 3d memory array and manufacturing method |
US20100296338A1 (en) * | 2009-05-19 | 2010-11-25 | Hae-Chan Park | Nonvolatile memory cell, nonvolatile memory device and method for driving the same |
US8169826B2 (en) * | 2009-07-15 | 2012-05-01 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US20120068241A1 (en) | 2010-09-21 | 2012-03-22 | Kiwamu Sakuma | Nonvolatile semiconductor memory device and method of manufacturing the same |
Non-Patent Citations (1)
Title |
---|
Lue, H.T., et al.; "A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device," IEEE Symposium on VLSI Technology Digest of Technical Papers; 2010; pp. 131-132. |
Also Published As
Publication number | Publication date |
---|---|
US20130119457A1 (en) | 2013-05-16 |
US20120182808A1 (en) | 2012-07-19 |
US8644077B2 (en) | 2014-02-04 |
US8363476B2 (en) | 2013-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE46522E1 (en) | Memory device, manufacturing method and operating method of the same | |
US8432719B2 (en) | Three-dimensional stacked and-type flash memory structure and methods of manufacturing and operating the same hydride | |
US9698156B2 (en) | Vertical thin-channel memory | |
US9343152B2 (en) | Cell array with a manufacturable select gate for a nonvolatile semiconductor memory device | |
JP4445514B2 (en) | Semiconductor memory device | |
US8148763B2 (en) | Three-dimensional semiconductor devices | |
US8947936B2 (en) | Memory architecture of 3D array with diode in memory string | |
US7646041B2 (en) | Non-volatile memory devices including vertical channels, methods of operating, and methods of fabricating the same | |
TWI611607B (en) | Three dimensional memory device | |
TWI453897B (en) | Memory device, manufacturing method and operating method of the same | |
CN110931488B (en) | semiconductor memory | |
US20090230458A1 (en) | Non-volatile semiconductor storage device and method of manufacturing the same | |
US20110199804A1 (en) | Three-dimensional semiconductor device and related method of operation | |
US10916562B2 (en) | Non-volatile memory device | |
US20130003434A1 (en) | Method for operating a semiconductor structure | |
CN101409290A (en) | Non-volatile memory device, method of operating the same, and method of fabricating the same | |
US20110227141A1 (en) | Non-volatile memory devices having vertical channel structures and related fabrication methods | |
US8274827B2 (en) | Memory device and operating method thereof | |
US8687425B2 (en) | Nonvolatile memory device, method for operating the same, and method for fabricating the same | |
US7697336B2 (en) | Non-volatile memory device and method of operating the same | |
US9356105B1 (en) | Ring gate transistor design for flash memory | |
CN102655152B (en) | Storage device, manufacturing method and operating method thereof | |
KR101362219B1 (en) | Memory cell string stack with common body and memory array using the same | |
US11538829B2 (en) | Memory device with first switch and word line switches comprising a common control electrode and manufacturing method for the same | |
TWI622160B (en) | Nonvolatile memory devices having single-layered floating gates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: 7.5 YR SURCHARGE - LATE PMT W/IN 6 MO, LARGE ENTITY (ORIGINAL EVENT CODE: M1555); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |