USRE45554E1 - 3D vertical NAND and method of making thereof by front and back side processing - Google Patents
3D vertical NAND and method of making thereof by front and back side processing Download PDFInfo
- Publication number
- USRE45554E1 USRE45554E1 US14/297,298 US201414297298A USRE45554E US RE45554 E1 USRE45554 E1 US RE45554E1 US 201414297298 A US201414297298 A US 201414297298A US RE45554 E USRE45554 E US RE45554E
- Authority
- US
- United States
- Prior art keywords
- side opening
- forming
- front side
- layer
- charge storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 238000000034 method Methods 0.000 claims abstract description 44
- 239000000463 material Substances 0.000 claims description 111
- 239000004065 semiconductor Substances 0.000 claims description 111
- 230000000903 blocking effect Effects 0.000 claims description 53
- 238000003860 storage Methods 0.000 claims description 46
- 239000000758 substrate Substances 0.000 claims description 45
- 239000011232 storage material Substances 0.000 claims description 32
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 24
- 229920005591 polysilicon Polymers 0.000 claims description 24
- 238000005530 etching Methods 0.000 claims description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 17
- 239000010703 silicon Substances 0.000 claims description 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 14
- 238000000151 deposition Methods 0.000 claims description 12
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 11
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 6
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 239000011796 hollow space material Substances 0.000 claims description 3
- 239000001257 hydrogen Substances 0.000 claims description 3
- 229910052739 hydrogen Inorganic materials 0.000 claims description 3
- 125000004435 hydrogen atom Chemical class [H]* 0.000 claims description 3
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 238000002161 passivation Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 89
- 239000004020 conductor Substances 0.000 description 8
- 239000011810 insulating material Substances 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 238000010899 nucleation Methods 0.000 description 7
- 230000006911 nucleation Effects 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 239000007787 solid Substances 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 150000004767 nitrides Chemical class 0.000 description 4
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- -1 hafnium nitride Chemical class 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 239000011241 protective layer Substances 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 239000012777 electrically insulating material Substances 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- AXQKVSDUCKWEKE-UHFFFAOYSA-N [C].[Ge].[Si] Chemical compound [C].[Ge].[Si] AXQKVSDUCKWEKE-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000011370 conductive nanoparticle Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- ZVWKZXLXHLZXLS-UHFFFAOYSA-N zirconium nitride Chemical compound [Zr]#N ZVWKZXLXHLZXLS-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H01L27/11556—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H01L27/11582—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7889—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
Definitions
- the present invention relates generally to the field of semiconductor devices and specifically to three dimensional vertical NAND strings and other three dimensional devices and methods of making thereof.
- Three dimensional vertical NAND strings are disclosed in an article by T. Endoh, et. al., titled “Novel Ultra High Density Memory With A Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell”, IEDM Proc. (2001) 33-36.
- S-SGT Stacked-Surrounding Gate Transistor
- An embodiment relates to a method of making a monolithic three dimensional NAND string.
- the method includes forming a stack of alternating layers of a first material and a second material over a substrate in which the first material comprises a conductive or semiconductor control gate material and the second material comprises a first sacrificial material.
- the method also includes etching the stack to form a back side opening in the stack, depositing a second sacrificial material in the back side opening, etching the stack to form a front side opening in the stack and selectively removing the second material through the front side opening to form first recesses.
- the method also includes forming a first blocking dielectric in the first recesses to partially fill the first recesses, forming a plurality of spaced apart dummy layer segments separated from each other in remaining unfilled portions of the first recesses over the first blocking dielectric, forming a charge storage material layer over the first blocking dielectric in the front side opening and forming a tunnel dielectric layer over the charge storage material layer in the front side opening.
- the method further includes forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening, selectively removing the second sacrificial layer from the back side opening, selectively removing the plurality of dummy layer segments through the back side opening to expose the first recesses in the back side opening, selectively removing portions of the charge storage material layer through the back side opening and the first recesses to form a plurality of spaced apart charge storage segments and forming a second blocking dielectric in the first recesses and between the spaced apart charge storage segments through the back side opening.
- the NAND string further includes a plurality of spaced apart charge storage segments.
- the plurality of spaced apart charge storage segments comprise at least a first spaced apart charge storage segment located in the first device level and a second spaced apart charge storage segment located in the second device level. Further, the first spaced apart charge storage segment is separated from the second spaced apart charge storage segment by an air gap.
- the NAND string also includes a tunnel dielectric located between each one of the plurality of the spaced apart charge storage segments and the semiconductor channel.
- FIG. 1 is a side cross sectional view of an embodiment of a NAND string with a solid rod shaped channel.
- FIG. 2 is a side cross sectional view of an embodiment of a NAND string with a hollow cylinder shaped channel.
- FIG. 3 is a side cross sectional view of an embodiment of a NAND string with a U shaped solid channel.
- FIG. 4 is a side cross sectional view of an embodiment of a NAND string with a U shaped hollow cylinder channel.
- FIGS. 5-12 are side cross sectional views of a half of a NAND string (up to the dashed line) illustrating steps of the method of making a NAND string according to the first embodiment of the invention.
- FIGS. 14A-14C and 15 - 16 illustrate steps of a method of making a NAND string with a U-shaped channel
- FIG. 14A is a side cross sectional view.
- FIG. 14B is a top cross sectional view along line X-X′ in the side cross sectional view shown in FIG. 14A
- FIG. 14C is a top cross sectional view along line Z-Z′ in the side cross sectional view shown in FIG. 14A
- FIG. 14A is a side cross sectional view along line Y-Y′ in the top cross sectional views shown in FIGS. 14B and 14C .
- Embodiments include monolithic three dimensional NAND strings and methods of making three dimensional NAND strings.
- the methods include both front side and back side processing as will be explained below.
- a NAND string can be formed that includes an air gap between the floating gates in the NAND string.
- the NAND string may be formed with a single vertical channel.
- the vertical channel has a solid, rod shape as shown in FIG. 1 .
- the entire channel comprises a semiconductor material.
- the vertical channel has a hollow cylinder shape as shown in FIG. 2 .
- the vertical channel includes a non-semiconductor core surrounded by a semiconductor channel shell.
- the NAND string's select or access transistors 16 are shown in FIGS. 3 and 4 . These transistors and their operation are described U.S. patent application Ser. No. 12/827,947, which is incorporated by reference for a teaching of the select transistors.
- the insulating fill material 2 may comprise any electrically insulating material, such as silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
- the monolithic three dimensional NAND string further comprise a plurality of control gate electrodes 3 , as shown in FIGS. 1-4 .
- the control gate electrodes 3 may comprise a portion having a strip shape extending substantially parallel to the major surface 100 a of the substrate 100 .
- the plurality of control gate electrodes 3 comprise at least a first control gate electrode 3 a located in a first device level (e.g., device level A) and a second control gate electrode 3 b located in a second device level (e.g., device level B) located over the major surface 100 a of the substrate 100 and below the device level A.
- a blocking dielectric 7 is located adjacent to and may be surrounded by the control gate(s) 3 .
- the blocking dielectric 7 may comprise a plurality of blocking dielectric segments located in contact with a respective one of the plurality of control gate electrodes 3 , for example a first dielectric segment 7 a located in device level A and a second dielectric segment 7 b located in device level B are in contact with control electrodes 3 a and 3 b, respectively, as shown in FIGS. 1-4 .
- at least a portion of each of the plurality of blocking dielectric segments 7 has a clam shape.
- a “clam” shape is a side cross sectional shape configured similar to an English letter “C”.
- a clam shape has two segments which extend substantially parallel to each other and to the major surface 100 a of the substrate 100 .
- the two segments are connected to each other by a third segment which extends substantially perpendicular to the first two segments and the surface 100 a.
- Each of the three segments may have a straight shape (e.g., a rectangle side cross sectional shape) or a somewhat curved shape (e.g., rising and falling with the curvature of the underlying topography).
- substantially parallel includes exactly parallel segments as well as segments which deviate by 20 degrees or less from the exact parallel configuration.
- the tunnel dielectric 11 of the monolithic three dimensional NAND string is located between each one of the plurality of the discrete charge storage segments 9 and the semiconductor channel 1 .
- the tunnel dielectric 11 has a uniform thickness and/or a straight sidewall.
- the discrete charge storage segments 9 are discrete charge storage dielectric features, each of which comprises a nitride feature 9 , where the silicon oxide blocking dielectric segment 7 , the nitride feature 9 and the silicon oxide tunnel dielectric 11 form oxide-nitride-oxide discrete charge storage structures of the NAND string.
- a polysilicon floating gate is used as a non-limiting example.
- a dielectric charge storage feature or other floating gate material may be used instead.
- FIGS. 5-13 illustrate a method of making a NAND string according to a first embodiment of the invention.
- a stack 120 of alternating layers 121 ( 121 a, 121 b, etc.) and 132 ( 132 a, 132 b etc.) is formed over the major surface of the substrate 100 .
- Layers 121 , 132 may be deposited over the substrate by any suitable deposition method, such as sputtering, CVD, MBE, etc.
- the layers 121 , 132 may be 6 to 100 nm thick.
- the stack 120 may be covered with a top layer of insulating material 200 , such as silicon nitride.
- the first layers 121 comprise a first conductive (e.g., metal or metal alloy) or semiconductor (e.g., heavily doped n+ or p+ polysilicon) control gate material
- the second layers 132 comprise a first sacrificial material.
- the term heavily doped includes semiconductor materials doped n-type or p-type to a concentration of above 10 18 cm ⁇ 3 .
- Any sacrificial material 132 that can be selectively etched compared to material 121 may be used, such as conductive or insulating or semiconducting material.
- the sacrificial material 132 may be silicon-germanium or intrinsic polysilicon when material 121 is p+ polysilicon.
- An optional second selective etch may be performed to extend the first recesses 62 into the second sacrificial layer 134 .
- the first selective etch process is continued rather than performing a second selective etch if the etchant is capable of selectively etching the first and second sacrificial materials 132 , 134 relative to the first conductive material 121 .
- the top of the second sacrificial layer 134 is covered by a mask during etching.
- a blocking dielectric 7 (also known as an inter-poly dielectric, IPD) is then formed in the openings 81 such that the blocking dielectric coats the sides of the first recesses 62 , resulting in a structure as shown in FIG. 7 .
- the blocking dielectric 7 completely fills the portion of recess 62 in the second sacrificial layer 134 and partially fills the recesses 62 between the first conductive material 121 in the stack 120 .
- the blocking dielectric 7 may comprise a silicon oxide layer deposited by conformal atomic layer deposition (ALD) or chemical vapor deposition (CVD). Other high-k dielectric materials, such as hafnium oxide, may be used instead or in addition to silicon oxide.
- a third sacrificial layer 136 is deposited in the recesses 62 .
- the third sacrificial layers 136 form dummy layer segments separated from each other in the remaining unfilled portions of recesses 62 .
- the third sacrificial layer 136 may be, but is not limited to, a conductive material, such as titanium nitride or another metal or metal alloy, or doped polysilicon of a different conductivity type (e.g., n+ or intrinsic) from the control gate material 136 (e.g., p+ or polysilicon).
- the control gate material 136 may be any material that can be selectively etched compared to the blocking dielectric 7 and the conformal insulating layer 138 (described below). In an embodiment, the third sacrificial layer 136 completely fills the remaining portions of the recess 62 .
- the opening 81 is then sequentially filled with a series of layers.
- an optional conformal layer of insulating material 138 is deposited in the opening 81 .
- the conformal insulating layer 138 may deposited by ALD or CVD. Suitable materials for the conformal insulating layer include nitrides (such as silicon nitride), oxides (such as silicon oxide) and other high-k dielectric materials.
- the conformal insulating layer 138 may have a thickness of 1-5 nm.
- a layer of charge storage material 9 e.g., n+ poly
- the channel material 1 comprises lightly doped p-type or n-type (i.e., doping below 10 17 cm ⁇ 3 ) silicon material.
- An n-channel device is preferred since it is easily connected with n+ junctions.
- a p-channel device may also be used.
- the semiconductor channel 1 may be formed by any desired methods.
- the semiconductor channel material 1 may be formed by depositing semiconductor (e.g., polysilicon) material in the opening 81 and over the stack 120 , followed by a step of removing the upper portion of the deposited semiconductor layer by chemical mechanical polishing (CMP) or etchback using top surface of the stack 120 as a polish stop or etch stop.
- CMP chemical mechanical polishing
- an amorphous or small grain polysilicon semiconductor (e.g., silicon) layer can be first formed in the at least one opening 81 and over the stack 120 , followed by forming a nucleation promoter layer over the semiconductor layer.
- the nucleation promoter layer may be a continuous layer or a plurality of discontinuous regions.
- the nucleation promoter layer may comprise any desired polysilicon nucleation promoter materials, for example but not limited to nucleation promoter materials such as Ge, Ni, Pd, Al or a combination thereof.
- the amorphous or small grain semiconductor layer can then be converted to a large grain polycrystalline or single crystalline semiconductor layer by recrystallizing the amorphous or small grain polycrystalline semiconductor.
- the recrystallization may be conducted by a low temperature (e.g., 300 to 600° C.) anneal.
- the second sacrificial layer 134 is then removed from the back side openings 84 exposing the third sacrificial layers 136 in the recesses 62 . Further, the third sacrificial layers 136 are removed from the recesses 62 through the back side openings 84 .
- the resulting structure is illustrated in FIG. 10 . Removal of the second and third sacrificial layers 134 , 136 may be accomplished in a single sacrificial etch step or with two separate etch steps. In this step, the conformal insulating layer 138 acts as an etch stop, preventing the dissolution of materials in the openings 81 .
- a portion of the conformal insulating layer 138 and a portion of the charge storage layer 9 are removed through the back side openings 84 and the recesses 62 wherein the third sacrificial layer 136 was removed to form recesses 63 .
- Removal of a portion of the conformal insulating layer 138 may be accomplished, for example, by selective wet etching in one or more steps. For example, a first etchant may be used to selectively etch the conformal insulating layer 138 and a second etchant used to selectively etch the charge storage layer 9 .
- an optional channel grain boundary passivation anneal may be conducted on the structure shown in FIG. 11 to passivate the channel grain boundaries.
- the anneal may be conducted in a hydrogen, oxygen and/or nitrogen containing ambient (e.g., forming gas ambient) at a temperature of 600 to 1000° C.
- the ambient reaches the channel 1 through the back side opening 84 and the open recesses 62 and 63 .
- the channel 1 comprises a hollow cylinder shown in FIGS. 2 and 4 , then this anneal may be conducted at any time before the insulating fill material 2 is provided into the middle of the hollow channel.
- FIG. 12 illustrates the formation of an enclosed air gap 300 between the discrete charge storage elements 9 a- 9 d.
- dielectric material 302 is deposited in the recesses 63 and the recesses 62 .
- Deposition is preferably performed with a conformal deposition process such as ALD or CVD though the back side openings 84 .
- a uniform layer of material is deposited on the walls of the recess 63 and in the recess 62 .
- the deposition process stops since the connection between back side openings 84 and recesses 63 is filled. Because the recess 63 is larger than the recess 62 , an air gap remains in the recess 63 .
- the discrete charge storage elements 9 a- 9 d are separated from each other with a composite structure that includes dielectric material 302 and the air gap 300 .
- the air gap 300 advantageously provides better isolation between regions 9 than insulating material alone.
- the dielectric material 300 may be the same material as the blocking dielectric 7 , e.g. SiO 2 .
- the dielectric material may comprise a different material than that of the blocking dielectric 7 , e.g. silicon nitride.
- all NAND layers except insulating layer 302 and air gap 300 are formed by front side (i.e., channel side) processing through front side opening 81 while insulating layer 302 (and thus the air gap 300 ) are formed via back side processing through back side opening 84 .
- An upper electrode 202 may be formed over the semiconductor channel 1 , resulting in a structure shown in FIG. 1 or 2 .
- a lower electrode 102 may be provided below the semiconductor channel 1 prior to the step of forming the stack 120 over the substrate 100 .
- the lower electrode 102 and the upper electrode may be used as the source/drain electrodes of the NAND string.
- the source/drain electrodes of the NAND string can both be formed over the semiconductor channel 1 and the channel 1 has a U-shape, for example as shown in FIGS. 3 and 4 .
- an optional body contact electrode (as will be described below) may be disposed on or in the substrate 100 to provide a body contact to the connecting portion of the semiconductor channel 1 from below.
- a “U-shape” side cross sectional shape configured similar to an English letter “U”.
- This shape has two segments (referred to herein as “wing portions”) which extend substantially parallel to each other and substantially perpendicular to the major surface 100 a of the substrate 100 .
- the two wing portions are connected to each other by a connecting segment or portion which extends substantially perpendicular to the first two segments and substantially parallel to the surface 100 a.
- Each of the three segments may have a straight shape (e.g., a rectangle side cross sectional shape) or a somewhat curved shape (e.g., rising and falling with the curvature of the underlying topography).
- substantially parallel includes exactly parallel segments as well as segments which deviate by 20 degrees or less from the exact parallel configuration.
- substantially perpendicular includes exactly perpendicular segments as well as segments which deviate by 20 degrees or less from the exact perpendicular configuration.
- the substrate 100 shown in FIG. 14 may comprise a semiconductor substrate optionally containing embedded conductors and/or various semiconductor devices.
- the substrate 100 may comprise an insulating or semiconductor layer optionally containing embedded conductors.
- a sacrificial feature 89 may be formed in and/or over the substrate 100 , prior to the step of forming the stack 120 of alternating layers of the first material and second materials over the at least one sacrificial feature 89 .
- the sacrificial feature 89 may be formed of any suitable sacrificial material which may be selectively etched compared to the other materials in the stack 120 and in the NAND string, such as an organic material, silicon nitride, tungsten, etc.
- Feature 89 may have any suitable shape which is similar to the desired shape of the connecting segment of the U-shape as will be described below.
- An insulating protective layer 108 may be formed between the sacrificial feature 89 and the stack 120 .
- layer 108 may comprise silicon oxide if feature 89 comprises silicon nitride.
- at least two front side openings 81 and 82 are then formed in the stack 120 , resulting in a structure shown in FIG. 14A .
- FIG. 14B shows a top cross sectional view along line X-X′ in FIG. 14A .
- FIG. 14C shows a top cross sectional view along line Z-Z′ in FIG. 14A .
- FIG. 14A is a side cross sectional view along line Y-Y′ in FIGS. 14B and 14C .
- the openings 81 and 82 are formed above the sacrificial feature 89 , as illustrated in FIGS. 14A-C .
- the semiconductor channel has a cross section of two circles when viewed from above, as shown in FIGS. 13 and 14B .
- the protective layer 108 is used as a stop for the etching of the openings 81 , 82 such that the top of layer 108 forms the bottom surface of the openings 81 , 82 .
- the at least one sacrificial feature 89 is then removed to form a hollow region 83 where the feature 89 was located.
- the hollow region 83 extends substantially parallel to a major surface 100 a of the substrate 100 , and connects the at least two openings 81 and 82 , forming a hollow U-shaped space 80 .
- the hollow region 83 may be formed by further etching the openings 81 , 82 (e.g., by anisotropic etching) such that these openings extend through the protective layer 108 to expose the sacrificial feature 89 .
- the sacrificial feature 89 material is then selectively etched using a selective wet or dry etch which selectively removes the sacrificial feature material without substantially etching material 122 , blocking dielectric 7 and charge storage segments 9 .
- a NAND string 180 may be fabricated as follows.
- a charge storage material layer 9 is formed over the first blocking dielectric 7 in the first and second front side openings 81 , 82 and in the hollow region 83 .
- a tunnel dielectric layer 11 is then deposited over the charge storage material layer 9 in the first and second front side openings 81 , 82 and in the hollow region 83 .
- the semiconductor channel layer 1 is then formed over the tunnel dielectric layer 11 , similar to steps shown in FIG. 9 .
- the second sacrificial layer 134 is selectively removed from the back side openings 84 followed by selectively removing the dummy layer segments of third sacrificial layer 136 through the back side opening 84 to expose the recesses 62 via the second back side openings 84 similar to the steps shown in FIG. 10 .
- portions of the charge storage material layer 9 are selectively removed through the back side openings 84 and the recesses 62 to form a plurality of spaced apart charge storage segments 9 separated by recesses 63 , similar to the steps shown in FIG. 11 .
- a blocking dielectric is then deposited in the recesses 62 and between the spaced apart charge storage segments 9 in recesses 63 through the back side openings 84 , similar to FIG. 12 .
- a source electrode 202 1 is formed contacting the semiconductor channel wing 1 a located in opening 81 and a drain electrode 202 2 is formed contacting the semiconductor channel wing 1 b located in opening 82 as shown in FIGS. 3 and 4 .
- a body contact electrode 18 may be formed below the stack, as shown in FIG. 3 .
- the body contact electrode preferably contacts a portion of the semiconductor channel layer located in the hollow region 83 .
- the semiconductor channel layer 1 has a cross section above the hollow space of two circles when viewed from above, as shown in FIGS. 13 and 14b .
- the semiconductor channel material 1 completely fills the openings 81 and 82 , as shown in FIG. 3 .
- the step of forming the semiconductor channel 1 in the openings 81 , 82 forms a semiconductor channel material 1 on the side wall(s) of the openings 81 , 82 but not in a central part of the openings such that the semiconductor channel material 1 does not completely fill the openings.
- an insulating fill material 2 is formed in the central part of the openings 81 , 82 to completely fill the openings 81 , 82 as shown in FIG. 4 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Monolithic three dimensional NAND strings and methods of making. The method includes both front side and back side processing. Using the combination of front side and back side processing, a NAND string can be formed that includes an air gap between the floating gates in the NAND string. The NAND string may be formed with a single vertical channel. Alternatively, the NAND string may have a U shape with two vertical channels connected with a horizontal channel.
Description
The present invention relates generally to the field of semiconductor devices and specifically to three dimensional vertical NAND strings and other three dimensional devices and methods of making thereof.
Three dimensional vertical NAND strings are disclosed in an article by T. Endoh, et. al., titled “Novel Ultra High Density Memory With A Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell”, IEDM Proc. (2001) 33-36. However, this NAND string provides only one bit per cell. Furthermore, the active regions of the NAND string is formed by a relatively difficult and time consuming process involving repeated formation of sidewall spacers and etching of a portion of the substrate, which results in a roughly conical active region shape.
An embodiment relates to a method of making a monolithic three dimensional NAND string. The method includes forming a stack of alternating layers of a first material and a second material over a substrate in which the first material comprises a conductive or semiconductor control gate material and the second material comprises a first sacrificial material. The method also includes etching the stack to form a back side opening in the stack, depositing a second sacrificial material in the back side opening, etching the stack to form a front side opening in the stack and selectively removing the second material through the front side opening to form first recesses. The method also includes forming a first blocking dielectric in the first recesses to partially fill the first recesses, forming a plurality of spaced apart dummy layer segments separated from each other in remaining unfilled portions of the first recesses over the first blocking dielectric, forming a charge storage material layer over the first blocking dielectric in the front side opening and forming a tunnel dielectric layer over the charge storage material layer in the front side opening. The method further includes forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening, selectively removing the second sacrificial layer from the back side opening, selectively removing the plurality of dummy layer segments through the back side opening to expose the first recesses in the back side opening, selectively removing portions of the charge storage material layer through the back side opening and the first recesses to form a plurality of spaced apart charge storage segments and forming a second blocking dielectric in the first recesses and between the spaced apart charge storage segments through the back side opening.
Another embodiment relates to a monolithic three dimensional NAND string. The NAND string includes a semiconductor channel with at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate. The NAND string also includes a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate. The plurality of control gate electrodes include at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level located over the major surface of the substrate and below the first device level. The NAND string also includes a blocking dielectric comprising a plurality of first blocking dielectric segments. Each of the plurality of first blocking dielectric segments is located in contact with a respective one of the plurality of control gate electrodes. The NAND string further includes a plurality of spaced apart charge storage segments. The plurality of spaced apart charge storage segments comprise at least a first spaced apart charge storage segment located in the first device level and a second spaced apart charge storage segment located in the second device level. Further, the first spaced apart charge storage segment is separated from the second spaced apart charge storage segment by an air gap. The NAND string also includes a tunnel dielectric located between each one of the plurality of the spaced apart charge storage segments and the semiconductor channel.
Embodiments include monolithic three dimensional NAND strings and methods of making three dimensional NAND strings. The methods include both front side and back side processing as will be explained below. Using the combination of front side and back side processing, a NAND string can be formed that includes an air gap between the floating gates in the NAND string. In an embodiment, the NAND string may be formed with a single vertical channel. In one aspect, the vertical channel has a solid, rod shape as shown in FIG. 1 . In this aspect, the entire channel comprises a semiconductor material. In another aspect, the vertical channel has a hollow cylinder shape as shown in FIG. 2 . In this aspect, the vertical channel includes a non-semiconductor core surrounded by a semiconductor channel shell. The core may be unfilled or filled with an insulating material, such as silicon oxide or silicon nitride. Alternatively, the NAND string may have a U shape (also known as a “pipe” shape) with two vertical channel wing portions connected with a horizontal channel connecting the wing portions. In one aspect, the U shaped or pipe shaped channel may be solid, as in the solid rod shaped vertical channel NAND as shown in FIG. 3 . In another aspect, the U shaped or pipe shaped channel may be hollow cylinder shaped, as in the hollow cylinder pipe shaped vertical channel NAND as shown in FIG. 4 . The U-shaped pipe channel may be filled or unfilled. Separate front side and back side methods for fabricating both single vertical channel and U shaped channel NAND strings are taught in co-pending U.S. patent application Ser. No. 12/827,947, hereby incorporated by reference in its entirety for teaching of the separate front and back side processing methods.
In some embodiments, the monolithic three dimensional NAND string 180 comprises a semiconductor channel 1 having at least one end portion extending substantially perpendicular to a major surface 100a of a substrate 100, as shown in FIGS. 1-4 . For example, the semiconductor channel 1 may have a pillar shape and the entire pillar-shaped semiconductor channel extends substantially perpendicularly to the major surface of the substrate 100, as shown in FIGS. 1 and 2 . In these embodiments, the source/drain electrodes of the device can include a lower electrode 102 provided below the semiconductor channel 1 and an upper electrode 202 formed over the semiconductor channel 1, as shown in FIGS. 1 and 2 . Alternatively, the semiconductor channel 1 may have a U-shape, as shown in FIGS. 3 and 4 . The two wing portions 1a and 1b of the U-shape semiconductor channel may extend substantially perpendicular to the major surface 100a of the substrate 100, and a connecting portion 1c of the U-shape semiconductor channel 1 connects the two wing portions 1a, 1b extending substantially perpendicular to the major surface 100a of the substrate 100. In these embodiments, one of the source or drain electrodes 202 1 contacts the first wing portion of the semiconductor channel from above, and another one of a source or drain electrodes 202 2 contacts the second wing portion of the semiconductor channel 1 from above. An optional body contact electrode (not shown) may be disposed in the substrate 100 to provide body contact to the connecting portion of the semiconductor channel 1 from below. The NAND string's select or access transistors 16 are shown in FIGS. 3 and 4 . These transistors and their operation are described U.S. patent application Ser. No. 12/827,947, which is incorporated by reference for a teaching of the select transistors.
In some embodiments, the semiconductor channel 1 may be a solid semiconductor rod, such as a cylinder or rod, as shown in FIGS. 1 and 3 . In some other embodiments, the semiconductor channel 1 may be hollow, for example a hollow semiconductor cylinder filled with an insulating fill material 2, as shown in FIGS. 2 and 4 .
The substrate 100 can be any semiconducting substrate known in the art, such as monocrystalline silicon, IV-IV compounds such as silicon-germanium or silicon-germanium-carbon, III-V compounds, II-VI compounds, epitaxial layers over such substrates, or any other semiconducting or non-semiconducting material, such as silicon oxide, glass, plastic, metal or ceramic substrate. The substrate 100 may include integrated circuits fabricated thereon, such as driver circuits for a memory device.
Any suitable semiconductor materials can be used for semiconductor channel 1, for example silicon, germanium, silicon germanium, indium antimonide, or other compound semiconductor materials, such as III-V or II-VI semiconductor materials. The semiconductor material may be amorphous, polycrystalline or single crystal. The semiconductor channel material may be formed by any suitable deposition methods. For example, in one embodiment, the semiconductor channel material is deposited by low pressure chemical vapor deposition (LPCVD). In some other embodiments, the semiconductor channel material may be a recyrstallized polycrystalline semiconductor material formed by recrystallizing an initially deposited amorphous semiconductor material.
The insulating fill material 2 may comprise any electrically insulating material, such as silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
The monolithic three dimensional NAND string further comprise a plurality of control gate electrodes 3, as shown in FIGS. 1-4 . The control gate electrodes 3 may comprise a portion having a strip shape extending substantially parallel to the major surface 100a of the substrate 100. The plurality of control gate electrodes 3 comprise at least a first control gate electrode 3a located in a first device level (e.g., device level A) and a second control gate electrode 3b located in a second device level (e.g., device level B) located over the major surface 100a of the substrate 100 and below the device level A. The control gate material may comprise any one or more suitable conductive or semiconductor control gate material known in the art, such as doped polysilicon, tungsten, copper, aluminum, tantalum, titanium, cobalt, titanium nitride or alloys thereof. For example, in some embodiments, polysilicon is preferred to allow easy processing.
A blocking dielectric 7 is located adjacent to and may be surrounded by the control gate(s) 3. The blocking dielectric 7 may comprise a plurality of blocking dielectric segments located in contact with a respective one of the plurality of control gate electrodes 3, for example a first dielectric segment 7a located in device level A and a second dielectric segment 7b located in device level B are in contact with control electrodes 3a and 3b, respectively, as shown in FIGS. 1-4 . In some embodiments, at least a portion of each of the plurality of blocking dielectric segments 7 has a clam shape.
As used herein a “clam” shape is a side cross sectional shape configured similar to an English letter “C”. A clam shape has two segments which extend substantially parallel to each other and to the major surface 100a of the substrate 100. The two segments are connected to each other by a third segment which extends substantially perpendicular to the first two segments and the surface 100a. Each of the three segments may have a straight shape (e.g., a rectangle side cross sectional shape) or a somewhat curved shape (e.g., rising and falling with the curvature of the underlying topography). The term substantially parallel includes exactly parallel segments as well as segments which deviate by 20 degrees or less from the exact parallel configuration. The term substantially perpendicular includes exactly perpendicular segments as well as segments which deviate by 20 degrees or less from the exact perpendicular configuration. The clam shape preferably contains an opening bounded by the three segments and having a fourth side open. The opening may be filled by another material or layer.
The monolithic three dimensional NAND string also comprise a plurality of discrete charge storage segments 9 located between the channel 1 and the blocking dielectric 7. Similarly, the plurality of discrete charge storage segments 9 comprise at least a first discrete charge storage segment 9a located in the device level A and a second discrete charge storage segment 9b located in the device level B.
The tunnel dielectric 11 of the monolithic three dimensional NAND string is located between each one of the plurality of the discrete charge storage segments 9 and the semiconductor channel 1. In embodiments described in more detail below, the tunnel dielectric 11 has a uniform thickness and/or a straight sidewall.
The blocking dielectric 7 and the tunnel dielectric 11 may be independently selected from any one or more same or different electrically insulating materials, such as silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
The discrete charge storage segments 9 may comprise a conductive (e.g., metal or metal alloy such as titanium, platinum, ruthenium, titanium nitride, hafnium nitride, tantalum nitride, zirconium nitride, or a metal silicide such as titanium silicide, nickel silicide, cobalt silicide, or a combination thereof) or semiconductor (e.g., polysilicon) floating gate, conductive nanoparticles, or a discrete charge storage dielectric (e.g., silicon nitride or another dielectric) feature. For example, in some embodiments, the discrete charge storage segments 9 are discrete charge storage dielectric features, each of which comprises a nitride feature 9, where the silicon oxide blocking dielectric segment 7, the nitride feature 9 and the silicon oxide tunnel dielectric 11 form oxide-nitride-oxide discrete charge storage structures of the NAND string. In some of the following description, a polysilicon floating gate is used as a non-limiting example. However, it should be understood that a dielectric charge storage feature or other floating gate material may be used instead.
Referring to FIG. 5 , a stack 120 of alternating layers 121 (121a, 121b, etc.) and 132 (132a, 132b etc.) is formed over the major surface of the substrate 100. Layers 121, 132 may be deposited over the substrate by any suitable deposition method, such as sputtering, CVD, MBE, etc. The layers 121, 132 may be 6 to 100 nm thick. The stack 120 may be covered with a top layer of insulating material 200, such as silicon nitride.
In this embodiment, the first layers 121 comprise a first conductive (e.g., metal or metal alloy) or semiconductor (e.g., heavily doped n+ or p+ polysilicon) control gate material, and the second layers 132 comprise a first sacrificial material. The term heavily doped includes semiconductor materials doped n-type or p-type to a concentration of above 1018 cm−3. Any sacrificial material 132 that can be selectively etched compared to material 121 may be used, such as conductive or insulating or semiconducting material. For example, the sacrificial material 132 may be silicon-germanium or intrinsic polysilicon when material 121 is p+ polysilicon.
The deposition of layers 121, 132 is followed by etching the stack 120 to form at least one back side opening 84 and at least one front side opening 81 in the stack 120. The openings 81, 84 may be formed by forming a mask (e.g., a photoresist mask) by photolithography followed by etching unmasked areas. The opening 84 may be in the shape of a cut traversing more than one NAND string as illustrated in FIG. 13 . An array of front side openings 81 may be formed in locations where vertical channels of NAND strings will be subsequently formed and one or more back side openings 84 may be formed near the front side openings 81 to allow back side access to the vertical NAND strings located in the front side openings 81. A second sacrificial layer 134 is deposited in the back side openings or cut 84. In an embodiment, openings or cut(s) 84 are formed in the stack 120 first and filled with sacrificial material 134. Then, the front side openings 81 are formed in the stack. The order of steps, however, may be reversed. Any sacrificial material 134 that can be selectively etched compared to material 121 may be used, such as conductive or insulating or semiconducting material. For example, the sacrificial material 134 may be silicon oxide when material 121 is p+ polysilicon.
Next, as shown in FIG. 6 , the first sacrificial material 132 is selectively etched compared to the first material 121 and second sacrificial layer 134 to form first recesses 62. The first recesses 62 may be formed by selective, isotropic wet or dry etching which selectively etches the first sacrificial material 132 compared to the first conductive material 121 through front side openings 81. The recess 62 extends to the second sacrificial layer 134. Preferably, the entire layers of first sacrificial material 132 between the layers of first conductive material 121 are removed up to the second sacrificial layer 134.
An optional second selective etch may be performed to extend the first recesses 62 into the second sacrificial layer 134. Alternatively, the first selective etch process is continued rather than performing a second selective etch if the etchant is capable of selectively etching the first and second sacrificial materials 132, 134 relative to the first conductive material 121. In this case, the top of the second sacrificial layer 134 is covered by a mask during etching.
A blocking dielectric 7 (also known as an inter-poly dielectric, IPD) is then formed in the openings 81 such that the blocking dielectric coats the sides of the first recesses 62, resulting in a structure as shown in FIG. 7 . In an embodiment, the blocking dielectric 7 completely fills the portion of recess 62 in the second sacrificial layer 134 and partially fills the recesses 62 between the first conductive material 121 in the stack 120. The blocking dielectric 7 may comprise a silicon oxide layer deposited by conformal atomic layer deposition (ALD) or chemical vapor deposition (CVD). Other high-k dielectric materials, such as hafnium oxide, may be used instead or in addition to silicon oxide. Dielectric 7 may have a thickness of 6 to 20 nm. The blocking dielectric 7 comprises a plurality of clam-shaped blocking dielectric segments (e.g., blocking dielectric segments 7a and 7b) in the first recesses 62 between overhanging portions of the first conductive material 121.
Next, as illustrated in FIG. 8 , a third sacrificial layer 136 is deposited in the recesses 62. The third sacrificial layers 136 form dummy layer segments separated from each other in the remaining unfilled portions of recesses 62. The third sacrificial layer 136 may be, but is not limited to, a conductive material, such as titanium nitride or another metal or metal alloy, or doped polysilicon of a different conductivity type (e.g., n+ or intrinsic) from the control gate material 136 (e.g., p+ or polysilicon). The control gate material 136 may be any material that can be selectively etched compared to the blocking dielectric 7 and the conformal insulating layer 138 (described below). In an embodiment, the third sacrificial layer 136 completely fills the remaining portions of the recess 62.
In the next step, illustrated in FIG. 9 , the opening 81 is then sequentially filled with a series of layers. First, an optional conformal layer of insulating material 138 is deposited in the opening 81. The conformal insulating layer 138 may deposited by ALD or CVD. Suitable materials for the conformal insulating layer include nitrides (such as silicon nitride), oxides (such as silicon oxide) and other high-k dielectric materials. The conformal insulating layer 138 may have a thickness of 1-5 nm. A layer of charge storage material 9 (e.g., n+ poly) may then be conformally deposited on top of the conformal insulating layer 138 in the opening 81. The charge storage material 9 is then followed by a layer of dielectric material 11 suitable for forming a tunnel dielectric 11. The tunnel dielectric may comprise a relatively thin insulating layer (e.g., 4 to 10 nm thick) of silicon oxide or other suitable material, such as oxynitride, oxide and nitride multi layer stacks, or a high-k dielectric (e.g., hafnium oxide). The tunnel dielectric may be deposited by any suitable method, such as ALD, CVD, etc.
A semiconductor channel material 1 is then formed in the front side opening 81. The channel may comprise any suitable semiconductor material, such as silicon, germanium, silicon germanium, indium antimonide or any other compound semiconductor material. In some embodiments, the semiconductor channel material 1 completely fills the opening 81 with a semiconductor channel material, as shown in FIG. 9 . Alternatively, the step of forming the semiconductor channel 1 in the opening forms a semiconductor channel material 1 on the side wall(s) of the opening 81 but not in a central part of the opening 81 such that the semiconductor channel material 1 does not completely fill the opening 81. In these alternative embodiments, an insulating fill material 2 is formed in the central part of the at least one opening 81 to completely fill the at least one opening 81, as shown in FIG. 2 . Preferably, the channel material 1 comprises lightly doped p-type or n-type (i.e., doping below 1017 cm−3) silicon material. An n-channel device is preferred since it is easily connected with n+ junctions. However, a p-channel device may also be used.
The semiconductor channel 1 may be formed by any desired methods. For example, the semiconductor channel material 1 may be formed by depositing semiconductor (e.g., polysilicon) material in the opening 81 and over the stack 120, followed by a step of removing the upper portion of the deposited semiconductor layer by chemical mechanical polishing (CMP) or etchback using top surface of the stack 120 as a polish stop or etch stop.
In some embodiments, a single crystal silicon or polysilicon vertical channel 1 may be formed by metal induced crystallization (“MIC”, also referred to as metal induced lateral crystallization) without a separate masking step. The MIC method provides full channel crystallization due to lateral confinement of the channel material in the opening 81.
In the MIC method, an amorphous or small grain polysilicon semiconductor (e.g., silicon) layer can be first formed in the at least one opening 81 and over the stack 120, followed by forming a nucleation promoter layer over the semiconductor layer. The nucleation promoter layer may be a continuous layer or a plurality of discontinuous regions. The nucleation promoter layer may comprise any desired polysilicon nucleation promoter materials, for example but not limited to nucleation promoter materials such as Ge, Ni, Pd, Al or a combination thereof.
The amorphous or small grain semiconductor layer can then be converted to a large grain polycrystalline or single crystalline semiconductor layer by recrystallizing the amorphous or small grain polycrystalline semiconductor. The recrystallization may be conducted by a low temperature (e.g., 300 to 600° C.) anneal.
The upper portion of the polycrystalline semiconductor layer and the nucleation promoter layer can then be removed by CMP or etchback using top surface of the stack 120 as a stop, resulting in the structure as shown in FIG. 9 . The removal may be conducted by selectively wet etching the remaining nucleation promoter layer and any formed silicide in the top of layer following by CMP of the top of silicon layer using the top of the stack 120 as a stop.
The second sacrificial layer 134 is then removed from the back side openings 84 exposing the third sacrificial layers 136 in the recesses 62. Further, the third sacrificial layers 136 are removed from the recesses 62 through the back side openings 84. The resulting structure is illustrated in FIG. 10 . Removal of the second and third sacrificial layers 134, 136 may be accomplished in a single sacrificial etch step or with two separate etch steps. In this step, the conformal insulating layer 138 acts as an etch stop, preventing the dissolution of materials in the openings 81.
In the next step, illustrated in FIG. 11 , a portion of the conformal insulating layer 138 and a portion of the charge storage layer 9 are removed through the back side openings 84 and the recesses 62 wherein the third sacrificial layer 136 was removed to form recesses 63. In this manner, separate, discrete charge storage elements 9a-9d in each device level are produced. Removal of a portion of the conformal insulating layer 138 may be accomplished, for example, by selective wet etching in one or more steps. For example, a first etchant may be used to selectively etch the conformal insulating layer 138 and a second etchant used to selectively etch the charge storage layer 9. If desired, an optional channel grain boundary passivation anneal may be conducted on the structure shown in FIG. 11 to passivate the channel grain boundaries. The anneal may be conducted in a hydrogen, oxygen and/or nitrogen containing ambient (e.g., forming gas ambient) at a temperature of 600 to 1000° C. The ambient reaches the channel 1 through the back side opening 84 and the open recesses 62 and 63. If the channel 1 comprises a hollow cylinder shown in FIGS. 2 and 4 , then this anneal may be conducted at any time before the insulating fill material 2 is provided into the middle of the hollow channel.
Thus, all NAND layers except insulating layer 302 and air gap 300 are formed by front side (i.e., channel side) processing through front side opening 81 while insulating layer 302 (and thus the air gap 300) are formed via back side processing through back side opening 84.
An upper electrode 202 may be formed over the semiconductor channel 1, resulting in a structure shown in FIG. 1 or 2. In these embodiments, a lower electrode 102 may be provided below the semiconductor channel 1 prior to the step of forming the stack 120 over the substrate 100. The lower electrode 102 and the upper electrode may be used as the source/drain electrodes of the NAND string.
In the U-shaped channel embodiments, the source/drain electrodes of the NAND string can both be formed over the semiconductor channel 1 and the channel 1 has a U-shape, for example as shown in FIGS. 3 and 4 . In these embodiments, an optional body contact electrode (as will be described below) may be disposed on or in the substrate 100 to provide a body contact to the connecting portion of the semiconductor channel 1 from below.
As used herein a “U-shape” side cross sectional shape configured similar to an English letter “U”. This shape has two segments (referred to herein as “wing portions”) which extend substantially parallel to each other and substantially perpendicular to the major surface 100a of the substrate 100. The two wing portions are connected to each other by a connecting segment or portion which extends substantially perpendicular to the first two segments and substantially parallel to the surface 100a. Each of the three segments may have a straight shape (e.g., a rectangle side cross sectional shape) or a somewhat curved shape (e.g., rising and falling with the curvature of the underlying topography). The term substantially parallel includes exactly parallel segments as well as segments which deviate by 20 degrees or less from the exact parallel configuration. The term substantially perpendicular includes exactly perpendicular segments as well as segments which deviate by 20 degrees or less from the exact perpendicular configuration.
The substrate 100 shown in FIG. 14 may comprise a semiconductor substrate optionally containing embedded conductors and/or various semiconductor devices. Alternatively, the substrate 100 may comprise an insulating or semiconductor layer optionally containing embedded conductors.
First, a sacrificial feature 89 may be formed in and/or over the substrate 100, prior to the step of forming the stack 120 of alternating layers of the first material and second materials over the at least one sacrificial feature 89. The sacrificial feature 89 may be formed of any suitable sacrificial material which may be selectively etched compared to the other materials in the stack 120 and in the NAND string, such as an organic material, silicon nitride, tungsten, etc. Feature 89 may have any suitable shape which is similar to the desired shape of the connecting segment of the U-shape as will be described below.
An insulating protective layer 108 may be formed between the sacrificial feature 89 and the stack 120. For example, layer 108 may comprise silicon oxide if feature 89 comprises silicon nitride. Further, at least two front side openings 81 and 82 are then formed in the stack 120, resulting in a structure shown in FIG. 14A . FIG. 14B shows a top cross sectional view along line X-X′ in FIG. 14A . FIG. 14C shows a top cross sectional view along line Z-Z′ in FIG. 14A . FIG. 14A is a side cross sectional view along line Y-Y′ in FIGS. 14B and 14C . The openings 81 and 82 are formed above the sacrificial feature 89, as illustrated in FIGS. 14A-C . In some embodiments, the semiconductor channel has a cross section of two circles when viewed from above, as shown in FIGS. 13 and 14B . Preferably, the protective layer 108 is used as a stop for the etching of the openings 81, 82 such that the top of layer 108 forms the bottom surface of the openings 81, 82.
The same or similar methods described above in the single vertical channel embodiments and illustrated in FIGS. 5-13 can then be used to form the intermediate structure shown in FIG. 15 . In this structure, the front side processing as illustrated in FIGS. 5-8 have been performed.
Turning to FIG. 16 , the at least one sacrificial feature 89 is then removed to form a hollow region 83 where the feature 89 was located. The hollow region 83 extends substantially parallel to a major surface 100a of the substrate 100, and connects the at least two openings 81 and 82, forming a hollow U-shaped space 80. The hollow region 83 may be formed by further etching the openings 81, 82 (e.g., by anisotropic etching) such that these openings extend through the protective layer 108 to expose the sacrificial feature 89. The sacrificial feature 89 material is then selectively etched using a selective wet or dry etch which selectively removes the sacrificial feature material without substantially etching material 122, blocking dielectric 7 and charge storage segments 9.
After forming the U-shaped space 80, a NAND string 180 may fabricated as follows. A charge storage material layer 9 is formed over the first blocking dielectric 7 in the first and second front side openings 81, 82 and in the hollow region 83. A tunnel dielectric layer 11 is then deposited over the charge storage material layer 9 in the first and second front side openings 81, 82 and in the hollow region 83. The semiconductor channel layer 1 is then formed over the tunnel dielectric layer 11, similar to steps shown in FIG. 9 .
Next the second sacrificial layer 134 is selectively removed from the back side openings 84 followed by selectively removing the dummy layer segments of third sacrificial layer 136 through the back side opening 84 to expose the recesses 62 via the second back side openings 84 similar to the steps shown in FIG. 10 . Next, portions of the charge storage material layer 9 are selectively removed through the back side openings 84 and the recesses 62 to form a plurality of spaced apart charge storage segments 9 separated by recesses 63, similar to the steps shown in FIG. 11 . A blocking dielectric is then deposited in the recesses 62 and between the spaced apart charge storage segments 9 in recesses 63 through the back side openings 84, similar to FIG. 12 . To complete the NAND string 180, a source electrode 202 1 is formed contacting the semiconductor channel wing 1a located in opening 81 and a drain electrode 202 2 is formed contacting the semiconductor channel wing 1b located in opening 82 as shown in FIGS. 3 and 4 . Optionally, a body contact electrode 18 may be formed below the stack, as shown in FIG. 3 . The body contact electrode preferably contacts a portion of the semiconductor channel layer located in the hollow region 83.
In an embodiment, the semiconductor channel layer 1 has a cross section above the hollow space of two circles when viewed from above, as shown in FIGS. 13 and 14b .
In an embodiment, the semiconductor channel material 1 completely fills the openings 81 and 82, as shown in FIG. 3 . Alternatively, the step of forming the semiconductor channel 1 in the openings 81, 82 forms a semiconductor channel material 1 on the side wall(s) of the openings 81, 82 but not in a central part of the openings such that the semiconductor channel material 1 does not completely fill the openings. In these alternative embodiments, an insulating fill material 2 is formed in the central part of the openings 81, 82 to completely fill the openings 81, 82 as shown in FIG. 4 .
Although the foregoing refers to particular preferred embodiments, it will be understood that the invention is not so limited. It will occur to those of ordinary skill in the art that various modifications may be made to the disclosed embodiments and that such modifications are intended to be within the scope of the invention. All of the publications, patent applications and patents cited herein are incorporated herein by reference in their entirety.
Claims (29)
1. A method of making a monolithic three dimensional NAND string, comprising:
forming a stack of alternating layers of a first material and a second material over a substrate, wherein the first material comprises a conductive or semiconductor control gate material and wherein the second material comprises a first sacrificial material;
etching the stack to form a back side opening in the stack;
depositing a second sacrificial material in the back side opening;
etching the stack to form a front side opening in the stack;
selectively removing the second material through the front side opening to form first recesses;
forming a first blocking dielectric in the first recesses to partially fill the first recesses;
forming a plurality of spaced apart dummy layer segments separated from each other in remaining unfilled portions of the first recesses over the first blocking dielectric;
forming a charge storage material layer over the first blocking dielectric in the front side opening;
forming a tunnel dielectric layer over the charge storage material layer in the front side opening;
forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening;
selectively removing the second sacrificial layer from the back side opening;
selectively removing the plurality of dummy layer segments through the back side opening to expose the first recesses in the back side opening;
selectively removing portions of the charge storage material layer through the back side opening and the first recesses to form a plurality of spaced apart charge storage segments; and
forming a second blocking dielectric in the first recesses and between the spaced apart charge storage segments through the back side opening.
2. The method of claim 1 , wherein the step of forming the second blocking dielectric between the spaced apart charge storage segments partially fills spaces between the spaced apart charge storage segments to leave an air gap between adjacent charge storage segments.
3. The method of claim 1 , further comprising:
etching second recesses in the second sacrificial material through the first recesses after the step of selectively removing the second material;
forming the first blocking dielectric in the second recesses during the step of forming the first blocking dielectric in the first recesses;
selectively removing the first blocking dielectric from the second recesses through the back side opening after the step of selectively removing the second sacrificial layer from the back side opening and before the step of selectively removing the plurality of dummy layer segments; and
performing a channel grain boundary passivation anneal in at least one of hydrogen, oxygen or nitrogen containing ambient after the step of selectively removing portions of the charge storage material, such that the ambient reaches the channel through the back side opening and through the first recesses.
4. The method of claim 1 , further comprising:
forming an etch stop layer over the first blocking dielectric and the plurality of dummy layer segments in the front side opening prior to the step of forming the charge storage material layer, such that the step of forming the charge storage material layer forms the charge storage material layer on the etch stop layer in the front side opening; and
selectively removing portions of the etch stop layer through the back side opening after the step of selectively removing the plurality of dummy layer segments and before the step of selectively removing portions of the charge storage material layer.
5. The method of claim 1 , wherein:
at least one end portion of the semiconductor channel extends vertically in a substantially perpendicular direction to a major surface of the substrate; and
the plurality of spaced apart charge storage segments comprise a plurality of vertically spaced apart floating gates or a plurality of vertically spaced apart dielectric charge storage segments.
6. The method of claim 1 , wherein the step of forming the semiconductor channel layer in the front side opening completely fills the front side opening with the semiconductor channel layer.
7. The method of claim 1 , wherein the step of forming the semiconductor channel layer in the front side opening forms the semiconductor channel layer on a side wall of the front side opening but not in a central part of the front side opening such that the semiconductor channel layer does not completely fill the front side opening.
8. The method of claim 7 , further comprising forming an insulating fill material in the central part of the front side opening to completely fill the front side opening.
9. The method of claim 1 , furthering comprising forming an upper electrode over the semiconductor channel.
10. The method of claim 9 , furthering comprising providing a lower electrode below the semiconductor channel layer prior to forming the stack.
11. The method of claim 1 , wherein:
the conductive or semiconductor control gate material comprises doped polysilicon of a first conductivity type;
the first sacrificial material comprises silicon germanium or intrinsic polysilicon;
the semiconductor channel layer comprises lightly doped or intrinsic polysilicon;
the second sacrificial material comprises silicon oxide or silicon nitride;
the plurality of spaced apart dummy layer segments comprise titanium nitride or doped polysilicon of a second conductivity type; and
the charge storage material layer comprises doped polysilicon of the second conductivity type.
12. The method of claim 1 , further comprising:
forming a sacrificial feature over the substrate prior to the step of forming the stack, such that the stack is formed over the sacrificial feature;
etching the stack to form a second back side opening in the stack;
depositing the second sacrificial material in the second back side opening during the step of depositing the second sacrificial material;
etching the stack to form a second front side opening in the stack;
selectively removing the second material through the second front side opening to form third recesses;
forming the first blocking dielectric in the third recesses to partially fill the third recesses;
forming a second plurality of spaced apart dummy layer segments separated from each other in remaining unfilled portions of the third recesses over the first blocking dielectric;
selectively removing the sacrificial feature to form a hollow region extending substantially parallel to a major surface of the substrate which connects front side opening to the second front side opening to form a hollow U-shaped pipe space comprising the front side opening and the second front side opening extending substantially perpendicular to the major surface of the substrate connected by the hollow region;
forming the charge storage material layer over the first blocking dielectric in the second front side opening and in the hollow region;
forming the tunnel dielectric layer over the charge storage material layer in the second front side opening and in the hollow region;
forming the semiconductor channel layer over the tunnel dielectric layer in the second front side opening and in the hollow region;
selectively removing the second sacrificial layer from the second back side opening;
selectively removing the second plurality of dummy layer segments through the second back side opening to expose the third recesses in the second back side opening;
selectively removing portions of the charge storage material layer through the second back side opening and the third recesses to form a second plurality of spaced apart charge storage segments; and
forming a second blocking dielectric in the third recesses and between the second spaced apart charge storage segments through the second back side opening.
13. The method of claim 12 , wherein the semiconductor channel layer has a cross section above the hollow space of two circles when viewed from above.
14. The method of claim 13 , furthering comprising:
forming a source electrode contacting the semiconductor channel layer located in the front side opening;
forming a drain electrode contacting the semiconductor channel layer located in the second front side opening; and
forming a body contact electrode below the stack, wherein the body contact electrode contacts a portion of the semiconductor channel layer located in the hollow region.
15. The method of claim 1, wherein:
the monolithic three dimensional NAND string is located in a monolithic, three dimensional memory device comprising a plurality of monolithic three dimensional NAND strings;
the substrate comprises a silicon substrate;
a first control gate electrode of the monolithic three dimensional NAND string is located in a first device level and a second control gate electrode of the monolithic three dimensional NAND string is located in a second device level over the major surface of the silicon substrate and below the first device level; and
an integrated circuit comprising a driver circuit for the memory device is located on the silicon substrate.
16. A method of making a monolithic three dimensional NAND string which is located in a monolithic, three dimensional memory device comprising a plurality of monolithic three dimensional NAND strings wherein a first control gate electrode of the monolithic three dimensional NAND string is located in a first device level and a second control gate electrode of the monolithic three dimensional NAND string is located in a second device level over a major surface of a silicon substrate and below the first device level, wherein the method of making the monolithic three dimensional NAND string comprises:
providing the silicon substrate having an integrated circuit comprising a driver circuit for the memory device located on the silicon substrate;
forming a stack of alternating layers of a first material and a second material over the silicon substrate, wherein the first material comprises a conductive or semiconductor control gate material and wherein the second material comprises a first sacrificial material;
etching the stack to form a back side opening in the stack;
depositing a second sacrificial material in the back side opening;
etching the stack to form a front side opening in the stack;
selectively removing the second material through the front side opening to form first recesses;
forming a first blocking dielectric in the first recesses to partially fill the first recesses;
forming a plurality of spaced apart dummy layer segments separated from each other in remaining unfilled portions of the first recesses over the first blocking dielectric;
forming a charge storage material layer over the first blocking dielectric in the front side opening;
forming a tunnel dielectric layer over the charge storage material layer in the front side opening;
forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening;
selectively removing the second sacrificial layer from the back side opening;
selectively removing the plurality of dummy layer segments through the back side opening to expose the first recesses in the back side opening;
selectively removing portions of the charge storage material layer through the back side opening and the first recesses to form a plurality of spaced apart charge storage segments; and
forming a second blocking dielectric in the first recesses and between the spaced apart charge storage segments through the back side opening.
17. The method of claim 16, wherein the step of forming the second blocking dielectric between the spaced apart charge storage segments partially fills spaces between the spaced apart charge storage segments to leave an air gap between adjacent charge storage segments.
18. The method of claim 16, further comprising:
etching second recesses in the second sacrificial material through the first recesses after the step of selectively removing the second material;
forming the first blocking dielectric in the second recesses during the step of forming the first blocking dielectric in the first recesses;
selectively removing the first blocking dielectric from the second recesses through the back side opening after the step of selectively removing the second sacrificial layer from the back side opening and before the step of selectively removing the plurality of dummy layer segments; and
performing a channel grain boundary passivation anneal in at least one of hydrogen, oxygen or nitrogen containing ambient after the step of selectively removing portions of the charge storage material, such that the ambient reaches the channel through the back side opening and through the first recesses.
19. The method of claim 16, further comprising:
forming an etch stop layer over the first blocking dielectric and the plurality of dummy layer segments in the front side opening prior to the step of forming the charge storage material layer, such that the step of forming the charge storage material layer forms the charge storage material layer on the etch stop layer in the front side opening; and
selectively removing portions of the etch stop layer through the back side opening after the step of selectively removing the plurality of dummy layer segments and before the step of selectively removing portions of the charge storage material layer.
20. The method of claim 16, wherein:
at least one end portion of the semiconductor channel extends vertically in a substantially perpendicular direction to a major surface of the silicon substrate; and
the plurality of spaced apart charge storage segments comprise a plurality of vertically spaced apart floating gates or a plurality of vertically spaced apart dielectric charge storage segments.
21. The method of claim 16, wherein the step of forming the semiconductor channel layer in the front side opening completely fills the front side opening with the semiconductor channel layer.
22. The method of claim 16, wherein the step of forming the semiconductor channel layer in the front side opening forms the semiconductor channel layer on a side wall of the front side opening but not in a central part of the front side opening such that the semiconductor channel layer does not completely fill the front side opening.
23. The method of claim 22, further comprising forming an insulating fill material in the central part of the front side opening to completely fill the front side opening.
24. The method of claim 16, furthering comprising forming an upper electrode over the semiconductor channel.
25. The method of claim 24, furthering comprising providing a lower electrode below the semiconductor channel layer prior to forming the stack.
26. The method of claim 16, wherein:
the conductive or semiconductor control gate material comprises doped polysilicon of a first conductivity type;
the first sacrificial material comprises silicon germanium or intrinsic polysilicon;
the semiconductor channel layer comprises lightly doped or intrinsic polysilicon;
the second sacrificial material comprises silicon oxide or silicon nitride;
the plurality of spaced apart dummy layer segments comprise titanium nitride or doped polysilicon of a second conductivity type; and
the charge storage material layer comprises doped polysilicon of the second conductivity type.
27. The method of claim 16, further comprising:
forming a sacrificial feature over the silicon substrate prior to the step of forming the stack, such that the stack is formed over the sacrificial feature;
etching the stack to form a second back side opening in the stack;
depositing the second sacrificial material in the second back side opening during the step of depositing the second sacrificial material;
etching the stack to form a second front side opening in the stack;
selectively removing the second material through the second front side opening to form third recesses;
forming the first blocking dielectric in the third recesses to partially fill the third recesses;
forming a second plurality of spaced apart dummy layer segments separated from each other in remaining unfilled portions of the third recesses over the first blocking dielectric;
selectively removing the sacrificial feature to form a hollow region extending substantially parallel to a major surface of the silicon substrate which connects front side opening to the second front side opening to form a hollow U-shaped pipe space comprising the front side opening and the second front side opening extending substantially perpendicular to the major surface of the silicon substrate connected by the hollow region;
forming the charge storage material layer over the first blocking dielectric in the second front side opening and in the hollow region;
forming the tunnel dielectric layer over the charge storage material layer in the second front side opening and in the hollow region;
forming the semiconductor channel layer over the tunnel dielectric layer in the second front side opening and in the hollow region;
selectively removing the second sacrificial layer from the second back side opening;
selectively removing the second plurality of dummy layer segments through the second back side opening to expose the third recesses in the second back side opening;
selectively removing portions of the charge storage material layer through the second back side opening and the third recesses to form a second plurality of spaced apart charge storage segments; and
forming a second blocking dielectric in the third recesses and between the second spaced apart charge storage segments through the second back side opening.
28. The method of claim 27, wherein the semiconductor channel layer has a cross section above the hollow space of two circles when viewed from above.
29. The method of claim 28, furthering comprising:
forming a source electrode contacting the semiconductor channel layer located in the front side opening;
forming a drain electrode contacting the semiconductor channel layer located in the second front side opening; and
forming a body contact electrode below the stack, wherein the body contact electrode contacts a portion of the semiconductor channel layer located in the hollow region.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/297,298 USRE45554E1 (en) | 2011-04-11 | 2014-06-05 | 3D vertical NAND and method of making thereof by front and back side processing |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/083,775 US8445347B2 (en) | 2011-04-11 | 2011-04-11 | 3D vertical NAND and method of making thereof by front and back side processing |
| US14/297,298 USRE45554E1 (en) | 2011-04-11 | 2014-06-05 | 3D vertical NAND and method of making thereof by front and back side processing |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/083,775 Reissue US8445347B2 (en) | 2011-04-11 | 2011-04-11 | 3D vertical NAND and method of making thereof by front and back side processing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| USRE45554E1 true USRE45554E1 (en) | 2015-06-09 |
Family
ID=46965425
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/083,775 Ceased US8445347B2 (en) | 2011-04-11 | 2011-04-11 | 3D vertical NAND and method of making thereof by front and back side processing |
| US14/297,298 Active 2031-09-25 USRE45554E1 (en) | 2011-04-11 | 2014-06-05 | 3D vertical NAND and method of making thereof by front and back side processing |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/083,775 Ceased US8445347B2 (en) | 2011-04-11 | 2011-04-11 | 3D vertical NAND and method of making thereof by front and back side processing |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US8445347B2 (en) |
| KR (1) | KR101921355B1 (en) |
| CN (1) | CN103620789B (en) |
| TW (1) | TW201244007A (en) |
| WO (1) | WO2012142020A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9711531B2 (en) | 2015-10-08 | 2017-07-18 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
Families Citing this family (192)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101539699B1 (en) * | 2009-03-19 | 2015-07-27 | 삼성전자주식회사 | Three dimensional nonvolatile memory device and method for forming the same |
| US10128261B2 (en) | 2010-06-30 | 2018-11-13 | Sandisk Technologies Llc | Cobalt-containing conductive layers for control gate electrodes in a memory structure |
| US9159739B2 (en) | 2010-06-30 | 2015-10-13 | Sandisk Technologies Inc. | Floating gate ultrahigh density vertical NAND flash memory |
| US8928061B2 (en) | 2010-06-30 | 2015-01-06 | SanDisk Technologies, Inc. | Three dimensional NAND device with silicide containing floating gates |
| KR101559345B1 (en) * | 2010-08-26 | 2015-10-15 | 삼성전자주식회사 | Non volatile memory device and method for manufacturing the same |
| KR20120069034A (en) * | 2010-12-20 | 2012-06-28 | 삼성전자주식회사 | Vertical memory devices and methods of manufacturing the same |
| KR20130015428A (en) * | 2011-08-03 | 2013-02-14 | 삼성전자주식회사 | Semiconductor device |
| US9136128B2 (en) * | 2011-08-31 | 2015-09-15 | Micron Technology, Inc. | Methods and apparatuses including memory cells with air gaps and other low dielectric constant materials |
| KR20130066950A (en) * | 2011-12-13 | 2013-06-21 | 에스케이하이닉스 주식회사 | Three dimension non-volatile memory device, memory system comprising the same and method of manufacturing the same |
| US8878278B2 (en) | 2012-03-21 | 2014-11-04 | Sandisk Technologies Inc. | Compact three dimensional vertical NAND and method of making thereof |
| US8847302B2 (en) | 2012-04-10 | 2014-09-30 | Sandisk Technologies Inc. | Vertical NAND device with low capacitance and silicided word lines |
| KR101952119B1 (en) * | 2012-05-24 | 2019-02-28 | 삼성전자 주식회사 | Semiconductor device using metal silicide and fabricating method thereof |
| US8614126B1 (en) | 2012-08-15 | 2013-12-24 | Sandisk Technologies Inc. | Method of making a three-dimensional memory array with etch stop |
| US8896052B2 (en) * | 2012-09-05 | 2014-11-25 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
| KR101933116B1 (en) | 2012-09-13 | 2018-12-27 | 삼성전자주식회사 | Vertical memory devices and methods of manufacturing the same |
| CN103872055A (en) * | 2012-12-13 | 2014-06-18 | 中国科学院微电子研究所 | Vertical channel type three-dimensional semiconductor memory device and preparation method thereof |
| US9384839B2 (en) | 2013-03-07 | 2016-07-05 | Sandisk Technologies Llc | Write sequence providing write abort protection |
| US8946023B2 (en) * | 2013-03-12 | 2015-02-03 | Sandisk Technologies Inc. | Method of making a vertical NAND device using sequential etching of multilayer stacks |
| US9230987B2 (en) | 2014-02-20 | 2016-01-05 | Sandisk Technologies Inc. | Multilevel memory stack structure and methods of manufacturing the same |
| US9449982B2 (en) | 2013-03-12 | 2016-09-20 | Sandisk Technologies Llc | Method of making a vertical NAND device using a sacrificial layer with air gap and sequential etching of multilayer stacks |
| US9698153B2 (en) | 2013-03-12 | 2017-07-04 | Sandisk Technologies Llc | Vertical NAND and method of making thereof using sequential stack etching and self-aligned landing pad |
| US9515080B2 (en) | 2013-03-12 | 2016-12-06 | Sandisk Technologies Llc | Vertical NAND and method of making thereof using sequential stack etching and landing pad |
| JP2014179465A (en) * | 2013-03-14 | 2014-09-25 | Toshiba Corp | Nonvolatile semiconductor storage device and manufacturing method of the same |
| US9184175B2 (en) * | 2013-03-15 | 2015-11-10 | Micron Technology, Inc. | Floating gate memory cells in vertical memory |
| US9276011B2 (en) | 2013-03-15 | 2016-03-01 | Micron Technology, Inc. | Cell pillar structures and integrated flows |
| US9093480B2 (en) | 2013-04-01 | 2015-07-28 | Sandisk Technologies Inc. | Spacer passivation for high aspect ratio etching of multilayer stacks for three dimensional NAND device |
| US9099496B2 (en) | 2013-04-01 | 2015-08-04 | Sandisk Technologies Inc. | Method of forming an active area with floating gate negative offset profile in FG NAND memory |
| US9214235B2 (en) * | 2013-04-16 | 2015-12-15 | Conversant Intellectual Property Management Inc. | U-shaped common-body type cell string |
| US20150006784A1 (en) | 2013-06-27 | 2015-01-01 | Sandisk Technologies Inc. | Efficient Post Write Read in Three Dimensional Nonvolatile Memory |
| US9063671B2 (en) | 2013-07-02 | 2015-06-23 | Sandisk Technologies Inc. | Write operations with full sequence programming for defect management in nonvolatile memory |
| US9437606B2 (en) | 2013-07-02 | 2016-09-06 | Sandisk Technologies Llc | Method of making a three-dimensional memory array with etch stop |
| US9218242B2 (en) | 2013-07-02 | 2015-12-22 | Sandisk Technologies Inc. | Write operations for defect management in nonvolatile memory |
| US9252151B2 (en) | 2013-07-08 | 2016-02-02 | Sandisk Technologies Inc. | Three dimensional NAND device with birds beak containing floating gates and method of making thereof |
| US9230980B2 (en) | 2013-09-15 | 2016-01-05 | Sandisk Technologies Inc. | Single-semiconductor-layer channel in a memory opening for a three-dimensional non-volatile memory device |
| US9460931B2 (en) | 2013-09-17 | 2016-10-04 | Sandisk Technologies Llc | High aspect ratio memory hole channel contact formation |
| US9496274B2 (en) | 2013-09-17 | 2016-11-15 | Sandisk Technologies Llc | Three-dimensional non-volatile memory device |
| KR102101841B1 (en) * | 2013-10-28 | 2020-04-17 | 삼성전자 주식회사 | Vertical type non-volatile memory device |
| KR20150049146A (en) * | 2013-10-29 | 2015-05-08 | 에스케이하이닉스 주식회사 | Semiconductor device |
| US9437604B2 (en) * | 2013-11-01 | 2016-09-06 | Micron Technology, Inc. | Methods and apparatuses having strings of memory cells including a metal source |
| US9431410B2 (en) | 2013-11-01 | 2016-08-30 | Micron Technology, Inc. | Methods and apparatuses having memory cells including a monolithic semiconductor channel |
| US9425200B2 (en) * | 2013-11-07 | 2016-08-23 | SK Hynix Inc. | Semiconductor device including air gaps and method for fabricating the same |
| US9043537B1 (en) | 2013-11-21 | 2015-05-26 | Sandisk Technologies Inc. | Update block programming order |
| US9058881B1 (en) | 2013-12-05 | 2015-06-16 | Sandisk Technologies Inc. | Systems and methods for partial page programming of multi level cells |
| US9244631B2 (en) | 2013-12-06 | 2016-01-26 | Sandisk Technologies Inc. | Lower page only host burst writes |
| US9236342B2 (en) * | 2013-12-18 | 2016-01-12 | Intel Corporation | Self-aligned via and plug patterning with photobuckets for back end of line (BEOL) interconnects |
| US9449924B2 (en) | 2013-12-20 | 2016-09-20 | Sandisk Technologies Llc | Multilevel contact to a 3D memory array and method of making thereof |
| KR102128465B1 (en) | 2014-01-03 | 2020-07-09 | 삼성전자주식회사 | Vertical structure non-volatile memory device |
| KR101487746B1 (en) | 2014-02-07 | 2015-02-04 | 한국과학기술원 | Method of extending 3-dimensional nonvolatile memory device to higher stacking one |
| US9331094B2 (en) | 2014-04-30 | 2016-05-03 | Sandisk Technologies Inc. | Method of selective filling of memory openings |
| US8902652B1 (en) | 2014-05-13 | 2014-12-02 | Sandisk Technologies Inc. | Systems and methods for lower page writes |
| US8886877B1 (en) | 2014-05-15 | 2014-11-11 | Sandisk Technologies Inc. | In-situ block folding for nonvolatile memory |
| US9673209B2 (en) | 2014-05-16 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device and method for fabricating the same |
| CN104392963B (en) | 2014-05-16 | 2017-07-11 | 中国科学院微电子研究所 | Three-dimensional semiconductor device manufacturing method |
| US9548313B2 (en) * | 2014-05-30 | 2017-01-17 | Sandisk Technologies Llc | Method of making a monolithic three dimensional NAND string using a select gate etch stop layer |
| KR102134607B1 (en) * | 2014-06-05 | 2020-07-17 | 매크로닉스 인터내셔널 컴퍼니 리미티드 | Ssl/gsl gate oxide in 3d vertical channel nand |
| KR20150146073A (en) * | 2014-06-20 | 2015-12-31 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method thereof |
| US9799657B2 (en) | 2014-06-23 | 2017-10-24 | Samsung Electronics Co., Ltd. | Method of manufacturing a three-dimensional semiconductor memory device |
| US9768270B2 (en) | 2014-06-25 | 2017-09-19 | Sandisk Technologies Llc | Method of selectively depositing floating gate material in a memory device |
| KR102248205B1 (en) | 2014-06-25 | 2021-05-04 | 삼성전자주식회사 | Semiconductor device having vertical channel and air gap |
| US9379124B2 (en) * | 2014-06-25 | 2016-06-28 | Sandisk Technologies Inc. | Vertical floating gate NAND with selectively deposited ALD metal films |
| US9455263B2 (en) * | 2014-06-27 | 2016-09-27 | Sandisk Technologies Llc | Three dimensional NAND device with channel contacting conductive source line and method of making thereof |
| US9305932B2 (en) * | 2014-06-30 | 2016-04-05 | Sandisk Technologies Inc. | Methods of making three dimensional NAND devices |
| US9397107B2 (en) * | 2014-06-30 | 2016-07-19 | Sandisk Technologies Llc | Methods of making three dimensional NAND devices |
| KR102234273B1 (en) | 2014-07-02 | 2021-04-02 | 삼성전자주식회사 | Semiconductor memory device |
| US9570460B2 (en) | 2014-07-29 | 2017-02-14 | Sandisk Technologies Llc | Spacer passivation for high-aspect ratio opening film removal and cleaning |
| EP2983196A1 (en) * | 2014-08-07 | 2016-02-10 | IMEC vzw | A method for manufacturing a floating gate memory element |
| US9136130B1 (en) | 2014-08-11 | 2015-09-15 | Sandisk Technologies Inc. | Three dimensional NAND string with discrete charge trap segments |
| US9356031B2 (en) * | 2014-08-11 | 2016-05-31 | Sandisk Technologies Inc. | Three dimensional NAND string memory devices with voids enclosed between control gate electrodes |
| US9230983B1 (en) | 2014-08-20 | 2016-01-05 | Sandisk Technologies Inc. | Metal word lines for three dimensional memory devices |
| US9691884B2 (en) | 2014-08-26 | 2017-06-27 | Sandisk Technologies Llc | Monolithic three dimensional NAND strings and methods of fabrication thereof |
| US9576975B2 (en) | 2014-08-26 | 2017-02-21 | Sandisk Technologies Llc | Monolithic three-dimensional NAND strings and methods of fabrication thereof |
| US9230974B1 (en) | 2014-08-26 | 2016-01-05 | Sandisk Technologies Inc. | Methods of selective removal of blocking dielectric in NAND memory strings |
| TWI565032B (en) * | 2014-08-29 | 2017-01-01 | 旺宏電子股份有限公司 | Memory device and method for fabricating the same |
| US9466667B2 (en) * | 2014-09-10 | 2016-10-11 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing same |
| US9917096B2 (en) * | 2014-09-10 | 2018-03-13 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing same |
| CN104241294B (en) * | 2014-09-16 | 2017-04-26 | 华中科技大学 | Nonvolatile three-dimensional semiconductor memory and manufacturing method thereof |
| US9666590B2 (en) | 2014-09-24 | 2017-05-30 | Sandisk Technologies Llc | High stack 3D memory and method of making |
| US9419006B2 (en) * | 2014-09-24 | 2016-08-16 | Sandisk Technologies Llc | Process for 3D NAND memory with socketed floating gate cells |
| US9230979B1 (en) | 2014-10-31 | 2016-01-05 | Sandisk Technologies Inc. | High dielectric constant etch stop layer for a memory structure |
| US9305849B1 (en) | 2014-11-12 | 2016-04-05 | Sandisk Technologies Inc. | Method of making a three dimensional NAND device |
| US9236396B1 (en) | 2014-11-12 | 2016-01-12 | Sandisk Technologies Inc. | Three dimensional NAND device and method of making thereof |
| US9698152B2 (en) | 2014-11-13 | 2017-07-04 | Sandisk Technologies Llc | Three-dimensional memory structure with multi-component contact via structure and method of making thereof |
| US9698223B2 (en) | 2014-11-25 | 2017-07-04 | Sandisk Technologies Llc | Memory device containing stress-tunable control gate electrodes |
| US9570455B2 (en) | 2014-11-25 | 2017-02-14 | Sandisk Technologies Llc | Metal word lines for three dimensional memory devices |
| US9496419B2 (en) | 2014-11-25 | 2016-11-15 | Sandisk Technologies Llc | Ruthenium nucleation layer for control gate electrodes in a memory structure |
| US9793288B2 (en) | 2014-12-04 | 2017-10-17 | Sandisk Technologies Llc | Methods of fabricating memory device with spaced-apart semiconductor charge storage regions |
| US9754956B2 (en) | 2014-12-04 | 2017-09-05 | Sandisk Technologies Llc | Uniform thickness blocking dielectric portions in a three-dimensional memory structure |
| US9553100B2 (en) | 2014-12-04 | 2017-01-24 | Sandisk Techologies Llc | Selective floating gate semiconductor material deposition in a three-dimensional memory structure |
| US9443865B2 (en) | 2014-12-18 | 2016-09-13 | Sandisk Technologies Llc | Fabricating 3D NAND memory having monolithic crystalline silicon vertical NAND channel |
| KR102321739B1 (en) | 2015-02-02 | 2021-11-05 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
| US9984963B2 (en) | 2015-02-04 | 2018-05-29 | Sandisk Technologies Llc | Cobalt-containing conductive layers for control gate electrodes in a memory structure |
| US9780182B2 (en) | 2015-02-04 | 2017-10-03 | Sandisk Technologies Llc | Molybdenum-containing conductive layers for control gate electrodes in a memory structure |
| US10741572B2 (en) | 2015-02-04 | 2020-08-11 | Sandisk Technologies Llc | Three-dimensional memory device having multilayer word lines containing selectively grown cobalt or ruthenium and method of making the same |
| CN105990246B (en) * | 2015-02-06 | 2018-10-23 | 旺宏电子股份有限公司 | The production method of memory component |
| WO2016139725A1 (en) * | 2015-03-02 | 2016-09-09 | 株式会社 東芝 | Semiconductor memory device and method for producing same |
| US9524982B2 (en) | 2015-03-09 | 2016-12-20 | Kabushiki Kaisha Toshiba | Semiconductor device |
| US9530788B2 (en) | 2015-03-17 | 2016-12-27 | Sandisk Technologies Llc | Metallic etch stop layer in a three-dimensional memory structure |
| US9761604B2 (en) | 2015-03-24 | 2017-09-12 | Sandisk Technologies Llc | 3D vertical NAND with III-V channel |
| US9685454B2 (en) | 2015-03-24 | 2017-06-20 | Sandisk Technologies Llc | Method of forming 3D vertical NAND with III-V channel |
| US9799671B2 (en) | 2015-04-07 | 2017-10-24 | Sandisk Technologies Llc | Three-dimensional integration schemes for reducing fluorine-induced electrical shorts |
| US9601508B2 (en) | 2015-04-27 | 2017-03-21 | Sandisk Technologies Llc | Blocking oxide in memory opening integration scheme for three-dimensional memory structure |
| US9397046B1 (en) | 2015-04-29 | 2016-07-19 | Sandisk Technologies Llc | Fluorine-free word lines for three-dimensional memory devices |
| US9627403B2 (en) | 2015-04-30 | 2017-04-18 | Sandisk Technologies Llc | Multilevel memory stack structure employing support pillar structures |
| US9419012B1 (en) | 2015-06-19 | 2016-08-16 | Sandisk Technologies Llc | Three-dimensional memory structure employing air gap isolation |
| US9613977B2 (en) | 2015-06-24 | 2017-04-04 | Sandisk Technologies Llc | Differential etch of metal oxide blocking dielectric layer for three-dimensional memory devices |
| US10622368B2 (en) | 2015-06-24 | 2020-04-14 | Sandisk Technologies Llc | Three-dimensional memory device with semicircular metal-semiconductor alloy floating gate electrodes and methods of making thereof |
| US9530785B1 (en) | 2015-07-21 | 2016-12-27 | Sandisk Technologies Llc | Three-dimensional memory devices having a single layer channel and methods of making thereof |
| US9627399B2 (en) * | 2015-07-24 | 2017-04-18 | Sandisk Technologies Llc | Three-dimensional memory device with metal and silicide control gates |
| KR102409748B1 (en) * | 2015-07-28 | 2022-06-17 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
| US9853043B2 (en) | 2015-08-25 | 2017-12-26 | Sandisk Technologies Llc | Method of making a multilevel memory stack structure using a cavity containing a sacrificial fill material |
| US9502471B1 (en) | 2015-08-25 | 2016-11-22 | Sandisk Technologies Llc | Multi tier three-dimensional memory devices including vertically shared bit lines |
| KR102509915B1 (en) | 2015-08-31 | 2023-03-15 | 삼성전자주식회사 | Semiconductor memory device |
| KR102413766B1 (en) | 2015-09-08 | 2022-06-27 | 삼성전자주식회사 | Non-volatile memory device and method for fabricating the same |
| US9646975B2 (en) | 2015-09-21 | 2017-05-09 | Sandisk Technologies Llc | Lateral stack of cobalt and a cobalt-semiconductor alloy for control gate electrodes in a memory structure |
| US9576966B1 (en) | 2015-09-21 | 2017-02-21 | Sandisk Technologies Llc | Cobalt-containing conductive layers for control gate electrodes in a memory structure |
| US9806089B2 (en) | 2015-09-21 | 2017-10-31 | Sandisk Technologies Llc | Method of making self-assembling floating gate electrodes for a three-dimensional memory device |
| US9858009B2 (en) | 2015-10-26 | 2018-01-02 | Sandisk Technologies Llc | Data folding in 3D nonvolatile memory |
| US9659955B1 (en) | 2015-10-28 | 2017-05-23 | Sandisk Technologies Llc | Crystalinity-dependent aluminum oxide etching for self-aligned blocking dielectric in a memory structure |
| US9793139B2 (en) | 2015-10-29 | 2017-10-17 | Sandisk Technologies Llc | Robust nucleation layers for enhanced fluorine protection and stress reduction in 3D NAND word lines |
| KR102483985B1 (en) | 2015-11-02 | 2023-01-04 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
| KR102624498B1 (en) * | 2016-01-28 | 2024-01-12 | 삼성전자주식회사 | Vertical memory devices and methods of manufacturing the same |
| US9589839B1 (en) | 2016-02-01 | 2017-03-07 | Sandisk Technologies Llc | Method of reducing control gate electrode curvature in three-dimensional memory devices |
| US9893080B2 (en) * | 2016-03-04 | 2018-02-13 | Toshiba Memory Corporation | Semiconductor device having a diverse shaped columnar portion |
| US9812463B2 (en) | 2016-03-25 | 2017-11-07 | Sandisk Technologies Llc | Three-dimensional memory device containing vertically isolated charge storage regions and method of making thereof |
| US9711530B1 (en) | 2016-03-25 | 2017-07-18 | Sandisk Technologies Llc | Locally-trap-characteristic-enhanced charge trap layer for three-dimensional memory structures |
| KR102272315B1 (en) | 2016-04-25 | 2021-07-01 | 어플라이드 머티어리얼스, 인코포레이티드 | Horizontal gate all around device nanowire air gap spacer formation |
| US9831118B1 (en) | 2016-05-24 | 2017-11-28 | Sandisk Technologies Llc | Reducing neighboring word line in interference using low-k oxide |
| US9672917B1 (en) | 2016-05-26 | 2017-06-06 | Sandisk Technologies Llc | Stacked vertical memory array architectures, systems and methods |
| US10121794B2 (en) | 2016-06-20 | 2018-11-06 | Sandisk Technologies Llc | Three-dimensional memory device having epitaxial germanium-containing vertical channel and method of making thereof |
| US10361213B2 (en) | 2016-06-28 | 2019-07-23 | Sandisk Technologies Llc | Three dimensional memory device containing multilayer wordline barrier films and method of making thereof |
| US10355139B2 (en) | 2016-06-28 | 2019-07-16 | Sandisk Technologies Llc | Three-dimensional memory device with amorphous barrier layer and method of making thereof |
| US9978768B2 (en) | 2016-06-29 | 2018-05-22 | Sandisk Technologies Llc | Method of making three-dimensional semiconductor memory device having laterally undulating memory films |
| US9659866B1 (en) | 2016-07-08 | 2017-05-23 | Sandisk Technologies Llc | Three-dimensional memory structures with low source line resistance |
| TWI613761B (en) | 2016-07-12 | 2018-02-01 | 旺宏電子股份有限公司 | Three-dimensional non-volatile memory and manufacturing method thereof |
| US10381372B2 (en) | 2016-07-13 | 2019-08-13 | Sandisk Technologies Llc | Selective tungsten growth for word lines of a three-dimensional memory device |
| US10529620B2 (en) | 2016-07-13 | 2020-01-07 | Sandisk Technologies Llc | Three-dimensional memory device containing word lines formed by selective tungsten growth on nucleation controlling surfaces and methods of manufacturing the same |
| KR102696801B1 (en) | 2016-07-27 | 2024-08-20 | 삼성전자주식회사 | Vertical memory device and method of manufacturing the same |
| US9905573B1 (en) | 2016-08-30 | 2018-02-27 | Sandisk Technologies Llc | Three-dimensional memory device with angled word lines and method of making thereof |
| KR102629466B1 (en) * | 2016-09-21 | 2024-01-26 | 에스케이하이닉스 주식회사 | Manufacturing method of semiconductor device |
| US9941293B1 (en) * | 2016-10-12 | 2018-04-10 | Sandisk Technologies Llc | Select transistors with tight threshold voltage in 3D memory |
| KR102650994B1 (en) * | 2016-10-14 | 2024-03-26 | 삼성전자주식회사 | Memory device |
| US9881929B1 (en) | 2016-10-27 | 2018-01-30 | Sandisk Technologies Llc | Multi-tier memory stack structure containing non-overlapping support pillar structures and method of making thereof |
| US9991277B1 (en) | 2016-11-28 | 2018-06-05 | Sandisk Technologies Llc | Three-dimensional memory device with discrete self-aligned charge storage elements and method of making thereof |
| US10056399B2 (en) | 2016-12-22 | 2018-08-21 | Sandisk Technologies Llc | Three-dimensional memory devices containing inter-tier dummy memory cells and methods of making the same |
| KR20180076298A (en) * | 2016-12-27 | 2018-07-05 | 아이엠이씨 브이제트더블유 | Methods of fabricating a vertical channel-type three-dimensional non-volatile semiconductor memory device having a replacement gate |
| US10707121B2 (en) * | 2016-12-31 | 2020-07-07 | Intel Corporatino | Solid state memory device, and manufacturing method thereof |
| CN106684090B (en) * | 2017-01-26 | 2018-10-02 | 合肥兆芯电子有限公司 | Three dimensional nonvolatile memory construction and its manufacturing method |
| US10115735B2 (en) | 2017-02-24 | 2018-10-30 | Sandisk Technologies Llc | Semiconductor device containing multilayer titanium nitride diffusion barrier and method of making thereof |
| US10192877B2 (en) | 2017-03-07 | 2019-01-29 | Sandisk Technologies Llc | Three-dimensional memory device with level-shifted staircase structures and method of making thereof |
| JP2018160612A (en) * | 2017-03-23 | 2018-10-11 | 東芝メモリ株式会社 | Semiconductor device and manufacturing method for the same |
| US9960180B1 (en) | 2017-03-27 | 2018-05-01 | Sandisk Technologies Llc | Three-dimensional memory device with partially discrete charge storage regions and method of making thereof |
| US20180331117A1 (en) | 2017-05-12 | 2018-11-15 | Sandisk Technologies Llc | Multilevel memory stack structure with tapered inter-tier joint region and methods of making thereof |
| US10438964B2 (en) | 2017-06-26 | 2019-10-08 | Sandisk Technologies Llc | Three-dimensional memory device having direct source contact and metal oxide blocking dielectric and method of making thereof |
| US10680006B2 (en) | 2017-08-11 | 2020-06-09 | Micron Technology, Inc. | Charge trap structure with barrier to blocking region |
| US10446572B2 (en) * | 2017-08-11 | 2019-10-15 | Micron Technology, Inc. | Void formation for charge trap structures |
| US10453855B2 (en) | 2017-08-11 | 2019-10-22 | Micron Technology, Inc. | Void formation in charge trap structures |
| US10164009B1 (en) | 2017-08-11 | 2018-12-25 | Micron Technology, Inc. | Memory device including voids between control gates |
| CN107482017A (en) * | 2017-08-22 | 2017-12-15 | 长江存储科技有限责任公司 | A kind of preparation technology in 3D nand flash memories raceway groove hole |
| CN107731824B (en) * | 2017-08-24 | 2019-01-29 | 长江存储科技有限责任公司 | A kind of production method of 3D nand flash memory |
| KR102463483B1 (en) * | 2017-08-29 | 2022-11-04 | 마이크론 테크놀로지, 인크 | Devices and systems with string drivers including high band gap material and methods of formation |
| CN107507831B (en) * | 2017-08-31 | 2019-01-25 | 长江存储科技有限责任公司 | A kind of memory cell structure and forming method thereof of 3D nand memory |
| US10361216B2 (en) | 2017-09-20 | 2019-07-23 | Micron Technology, Inc. | Methods used in forming an array of elevationally-extending transistors |
| US10700087B2 (en) * | 2017-10-12 | 2020-06-30 | Applied Materials, Inc. | Multi-layer stacks for 3D NAND extendibility |
| US10629606B2 (en) | 2017-11-07 | 2020-04-21 | Sandisk Technologies Llc | Three-dimensional memory device having level-shifted staircases and method of making thereof |
| US10217746B1 (en) | 2017-11-30 | 2019-02-26 | Sandisk Technologies Llc | Three-dimensional memory device having L-shaped word lines and a support structure and methods of making the same |
| US10181442B1 (en) | 2017-11-30 | 2019-01-15 | Sandisk Technologies Llc | Three-dimensional memory device having L-shaped word lines and methods of making the same |
| US10211215B1 (en) | 2017-11-30 | 2019-02-19 | Sandisk Technologies Llc | Three-dimensional memory device containing word lines having vertical protrusion regions and methods of making the same |
| US10229931B1 (en) | 2017-12-05 | 2019-03-12 | Sandisk Technologies Llc | Three-dimensional memory device containing fluorine-free tungsten—word lines and methods of manufacturing the same |
| US10283493B1 (en) | 2018-01-17 | 2019-05-07 | Sandisk Technologies Llc | Three-dimensional memory device containing bonded memory die and peripheral logic die and method of making thereof |
| US10510738B2 (en) | 2018-01-17 | 2019-12-17 | Sandisk Technologies Llc | Three-dimensional memory device having support-die-assisted source power distribution and method of making thereof |
| US10546870B2 (en) | 2018-01-18 | 2020-01-28 | Sandisk Technologies Llc | Three-dimensional memory device containing offset column stairs and method of making the same |
| US10256247B1 (en) | 2018-02-08 | 2019-04-09 | Sandisk Technologies Llc | Three-dimensional memory device with silicided word lines, air gap layers and discrete charge storage elements, and method of making thereof |
| KR102550588B1 (en) * | 2018-02-12 | 2023-07-04 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method thereof |
| US11217532B2 (en) | 2018-03-14 | 2022-01-04 | Sandisk Technologies Llc | Three-dimensional memory device containing compositionally graded word line diffusion barrier layer for and methods of forming the same |
| US10804284B2 (en) | 2018-04-11 | 2020-10-13 | Sandisk Technologies Llc | Three-dimensional memory device containing bidirectional taper staircases and methods of making the same |
| US10756186B2 (en) | 2018-04-12 | 2020-08-25 | Sandisk Technologies Llc | Three-dimensional memory device including germanium-containing vertical channels and method of making the same |
| US10381322B1 (en) | 2018-04-23 | 2019-08-13 | Sandisk Technologies Llc | Three-dimensional memory device containing self-aligned interlocking bonded structure and method of making the same |
| US10490667B1 (en) | 2018-05-15 | 2019-11-26 | International Business Machines Corporation | Three-dimensional field effect device |
| US10971490B2 (en) | 2018-05-15 | 2021-04-06 | International Business Machines Corporation | Three-dimensional field effect device |
| US11211390B2 (en) * | 2018-10-11 | 2021-12-28 | International Business Machines Corporation | Staircase patterning for 3D NAND devices |
| US10784282B2 (en) | 2018-12-22 | 2020-09-22 | Xcelsis Corporation | 3D NAND—high aspect ratio strings and channels |
| US10879260B2 (en) | 2019-02-28 | 2020-12-29 | Sandisk Technologies Llc | Bonded assembly of a support die and plural memory dies containing laterally shifted vertical interconnections and methods for making the same |
| CN110121778B (en) | 2019-03-04 | 2020-08-25 | 长江存储科技有限责任公司 | Three-dimensional memory device |
| CN110062958B (en) * | 2019-03-04 | 2020-05-26 | 长江存储科技有限责任公司 | Method for forming three-dimensional memory device |
| US10964793B2 (en) | 2019-04-15 | 2021-03-30 | Micron Technology, Inc. | Assemblies which include ruthenium-containing conductive gates |
| KR20200132136A (en) | 2019-05-15 | 2020-11-25 | 삼성전자주식회사 | Three dimensional semiconductor memory device |
| JP2021136270A (en) * | 2020-02-25 | 2021-09-13 | キオクシア株式会社 | Semiconductor storage device and method for manufacturing the same |
| US20210343736A1 (en) * | 2020-04-29 | 2021-11-04 | Micron Technology, Inc. | Electronic structures comprising multiple, adjoining high-k dielectric materials and related electronic devices, systems, and methods |
| US11672118B2 (en) | 2020-09-04 | 2023-06-06 | Micron Technology, Inc. | Electronic devices comprising adjoining oxide materials and related systems |
| CN112420716B (en) * | 2020-11-17 | 2021-10-26 | 长江存储科技有限责任公司 | Semiconductor device and preparation method thereof |
| EP4152395A1 (en) * | 2021-09-20 | 2023-03-22 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for manufacturing a three-dimensionally integrated semiconductor storage device |
| EP4152394A1 (en) * | 2021-09-20 | 2023-03-22 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for generating vertical channel structures in three-dimensionally integrated semiconductor storage devices |
Citations (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7005350B2 (en) | 2002-12-31 | 2006-02-28 | Matrix Semiconductor, Inc. | Method for fabricating programmable memory array structures incorporating series-connected transistor strings |
| US7023739B2 (en) | 2003-12-05 | 2006-04-04 | Matrix Semiconductor, Inc. | NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same |
| US7177191B2 (en) | 2004-12-30 | 2007-02-13 | Sandisk 3D Llc | Integrated circuit including memory array incorporating multiple types of NAND string structures |
| US7221588B2 (en) | 2003-12-05 | 2007-05-22 | Sandisk 3D Llc | Memory array incorporating memory cells arranged in NAND strings |
| US7233522B2 (en) | 2002-12-31 | 2007-06-19 | Sandisk 3D Llc | NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same |
| US20070252201A1 (en) | 2006-03-27 | 2007-11-01 | Masaru Kito | Nonvolatile semiconductor memory device and manufacturing method thereof |
| US20080173928A1 (en) * | 2006-12-21 | 2008-07-24 | Fumitaka Arai | Nonvolatile semiconductor memory and process of producing the same |
| US7514321B2 (en) | 2007-03-27 | 2009-04-07 | Sandisk 3D Llc | Method of making three dimensional NAND memory |
| US7575973B2 (en) | 2007-03-27 | 2009-08-18 | Sandisk 3D Llc | Method of making three dimensional NAND memory |
| US20090242966A1 (en) * | 2008-02-29 | 2009-10-01 | Sumsung Electronics Co., Ltd. | Vertical-type semiconductor devices |
| US20090283819A1 (en) * | 2008-05-13 | 2009-11-19 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing same |
| US20090294828A1 (en) * | 2008-06-02 | 2009-12-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing same |
| US20100044778A1 (en) * | 2008-08-21 | 2010-02-25 | Kwang-Soo Seol | Non-volatile memory device and method of manufacturing same |
| US20100078701A1 (en) * | 2008-09-30 | 2010-04-01 | Samsung Electronics Co., Ltd. | Three-dimensional microelectronic devices including repeating layer patterns of different thicknesses |
| US20100112769A1 (en) * | 2007-11-08 | 2010-05-06 | Samsung Electronics Co., Ltd. | Vertical-type non-volatile memory devices and methods of manufacturing the same |
| US20100120214A1 (en) * | 2008-11-12 | 2010-05-13 | Samsung Electronics Co., Ltd. | Method of manufacturing nonvolatile memory device and nonvolatile memory device manufactured by the method |
| US20100148237A1 (en) | 2008-12-17 | 2010-06-17 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device and method of manufacturing the same |
| US20100155810A1 (en) * | 2008-12-24 | 2010-06-24 | Samsung Electronics Co., Ltd. | Multi-layer nonvolatile memory devices having vertical charge storage regions |
| US7745265B2 (en) | 2007-03-27 | 2010-06-29 | Sandisk 3D, Llc | Method of making three dimensional NAND memory |
| US7746680B2 (en) | 2007-12-27 | 2010-06-29 | Sandisk 3D, Llc | Three dimensional hexagonal matrix memory array |
| US20100178755A1 (en) * | 2009-01-14 | 2010-07-15 | Samsung Electronics Co., Ltd. | Method of fabricating nonvolatile memory device |
| US20100181610A1 (en) * | 2009-01-19 | 2010-07-22 | Samsung Electronics Co., Ltd. | Non-volatile memory device and method for fabricating non-volatile memory device |
| US20100200908A1 (en) * | 2009-02-11 | 2010-08-12 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and method of fabricating the same |
| US20100207185A1 (en) * | 2009-02-16 | 2010-08-19 | Lee Sunwoo | Nonvolatile Memory Device and Method of Manufacturing the Same |
| US20100207193A1 (en) | 2009-02-16 | 2010-08-19 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device and method of manufacturing the same |
| US20100213527A1 (en) * | 2009-02-25 | 2010-08-26 | Sunil Shim | Integrated Circuit Memory Devices Having Selection Transistors with Nonuniform Threshold Voltage Characteristics |
| US7808038B2 (en) | 2007-03-27 | 2010-10-05 | Sandisk 3D Llc | Method of making three dimensional NAND memory |
| US7848145B2 (en) | 2007-03-27 | 2010-12-07 | Sandisk 3D Llc | Three dimensional NAND memory |
| US7851851B2 (en) | 2007-03-27 | 2010-12-14 | Sandisk 3D Llc | Three dimensional NAND memory |
| US20100320528A1 (en) * | 2009-06-22 | 2010-12-23 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory device |
| US20110031550A1 (en) * | 2009-08-04 | 2011-02-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing same |
| US20110076819A1 (en) * | 2009-09-29 | 2011-03-31 | Jinho Kim | Three-dimensional semiconductor memory device and method of fabricating the same |
| US20110199829A1 (en) * | 2010-02-18 | 2011-08-18 | Samsung Electronics Co., Ltd. | Nonvolatile Memory Device, Programming Method Thereof And Memory System Including The Same |
| US8053829B2 (en) * | 2008-12-10 | 2011-11-08 | Samsung Electronics Co., Ltd. | Methods of fabricating nonvolatile memory devices |
| US20110298013A1 (en) * | 2010-06-07 | 2011-12-08 | Samsung Electronics Co., Ltd. | Vertical Structure Semiconductor Memory Devices And Methods Of Manufacturing The Same |
| US20120018796A1 (en) * | 2010-07-22 | 2012-01-26 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing the same |
| US8187936B2 (en) * | 2010-06-30 | 2012-05-29 | SanDisk Technologies, Inc. | Ultrahigh density vertical NAND memory device and method of making thereof |
| US8193054B2 (en) * | 2010-06-30 | 2012-06-05 | SanDisk Technologies, Inc. | Ultrahigh density vertical NAND memory device and method of making thereof |
| US20120181596A1 (en) * | 2011-01-14 | 2012-07-19 | Micron Technology, Inc. | Strings of memory cells having string select gates, memory devices incorporating such strings, and methods of accessing and forming the same |
| US8349681B2 (en) * | 2010-06-30 | 2013-01-08 | Sandisk Technologies Inc. | Ultrahigh density monolithic, three dimensional vertical NAND memory device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2130219B1 (en) * | 2007-03-27 | 2016-10-12 | SanDisk Technologies, Inc. | Three dimensional nand memory and method of making thereof |
-
2011
- 2011-04-11 US US13/083,775 patent/US8445347B2/en not_active Ceased
-
2012
- 2012-04-10 KR KR1020137027564A patent/KR101921355B1/en active IP Right Grant
- 2012-04-10 WO PCT/US2012/032870 patent/WO2012142020A1/en active Application Filing
- 2012-04-10 CN CN201280028751.3A patent/CN103620789B/en active Active
- 2012-04-11 TW TW101112849A patent/TW201244007A/en unknown
-
2014
- 2014-06-05 US US14/297,298 patent/USRE45554E1/en active Active
Patent Citations (42)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7005350B2 (en) | 2002-12-31 | 2006-02-28 | Matrix Semiconductor, Inc. | Method for fabricating programmable memory array structures incorporating series-connected transistor strings |
| US7233522B2 (en) | 2002-12-31 | 2007-06-19 | Sandisk 3D Llc | NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same |
| US7023739B2 (en) | 2003-12-05 | 2006-04-04 | Matrix Semiconductor, Inc. | NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same |
| US7221588B2 (en) | 2003-12-05 | 2007-05-22 | Sandisk 3D Llc | Memory array incorporating memory cells arranged in NAND strings |
| US7177191B2 (en) | 2004-12-30 | 2007-02-13 | Sandisk 3D Llc | Integrated circuit including memory array incorporating multiple types of NAND string structures |
| US20070252201A1 (en) | 2006-03-27 | 2007-11-01 | Masaru Kito | Nonvolatile semiconductor memory device and manufacturing method thereof |
| US20080173928A1 (en) * | 2006-12-21 | 2008-07-24 | Fumitaka Arai | Nonvolatile semiconductor memory and process of producing the same |
| US7745265B2 (en) | 2007-03-27 | 2010-06-29 | Sandisk 3D, Llc | Method of making three dimensional NAND memory |
| US7808038B2 (en) | 2007-03-27 | 2010-10-05 | Sandisk 3D Llc | Method of making three dimensional NAND memory |
| US7575973B2 (en) | 2007-03-27 | 2009-08-18 | Sandisk 3D Llc | Method of making three dimensional NAND memory |
| US7848145B2 (en) | 2007-03-27 | 2010-12-07 | Sandisk 3D Llc | Three dimensional NAND memory |
| US7851851B2 (en) | 2007-03-27 | 2010-12-14 | Sandisk 3D Llc | Three dimensional NAND memory |
| US7514321B2 (en) | 2007-03-27 | 2009-04-07 | Sandisk 3D Llc | Method of making three dimensional NAND memory |
| US20100112769A1 (en) * | 2007-11-08 | 2010-05-06 | Samsung Electronics Co., Ltd. | Vertical-type non-volatile memory devices and methods of manufacturing the same |
| US7746680B2 (en) | 2007-12-27 | 2010-06-29 | Sandisk 3D, Llc | Three dimensional hexagonal matrix memory array |
| US20090242966A1 (en) * | 2008-02-29 | 2009-10-01 | Sumsung Electronics Co., Ltd. | Vertical-type semiconductor devices |
| US20090283819A1 (en) * | 2008-05-13 | 2009-11-19 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing same |
| US20090294828A1 (en) * | 2008-06-02 | 2009-12-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing same |
| US20100044778A1 (en) * | 2008-08-21 | 2010-02-25 | Kwang-Soo Seol | Non-volatile memory device and method of manufacturing same |
| US20100078701A1 (en) * | 2008-09-30 | 2010-04-01 | Samsung Electronics Co., Ltd. | Three-dimensional microelectronic devices including repeating layer patterns of different thicknesses |
| US20110266606A1 (en) * | 2008-11-12 | 2011-11-03 | Samsung Electronics Co., Ltd. | Method of manufacturing nonvolatile memory device and nonvolatile memory device manufactured by the method |
| US20100120214A1 (en) * | 2008-11-12 | 2010-05-13 | Samsung Electronics Co., Ltd. | Method of manufacturing nonvolatile memory device and nonvolatile memory device manufactured by the method |
| US8053829B2 (en) * | 2008-12-10 | 2011-11-08 | Samsung Electronics Co., Ltd. | Methods of fabricating nonvolatile memory devices |
| US20100148237A1 (en) | 2008-12-17 | 2010-06-17 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device and method of manufacturing the same |
| US20100155810A1 (en) * | 2008-12-24 | 2010-06-24 | Samsung Electronics Co., Ltd. | Multi-layer nonvolatile memory devices having vertical charge storage regions |
| US20100178755A1 (en) * | 2009-01-14 | 2010-07-15 | Samsung Electronics Co., Ltd. | Method of fabricating nonvolatile memory device |
| US20100181610A1 (en) * | 2009-01-19 | 2010-07-22 | Samsung Electronics Co., Ltd. | Non-volatile memory device and method for fabricating non-volatile memory device |
| US20100200908A1 (en) * | 2009-02-11 | 2010-08-12 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and method of fabricating the same |
| US20100207193A1 (en) | 2009-02-16 | 2010-08-19 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device and method of manufacturing the same |
| US20100207185A1 (en) * | 2009-02-16 | 2010-08-19 | Lee Sunwoo | Nonvolatile Memory Device and Method of Manufacturing the Same |
| US20100213527A1 (en) * | 2009-02-25 | 2010-08-26 | Sunil Shim | Integrated Circuit Memory Devices Having Selection Transistors with Nonuniform Threshold Voltage Characteristics |
| US20100320528A1 (en) * | 2009-06-22 | 2010-12-23 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory device |
| US20110031550A1 (en) * | 2009-08-04 | 2011-02-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing same |
| US20110076819A1 (en) * | 2009-09-29 | 2011-03-31 | Jinho Kim | Three-dimensional semiconductor memory device and method of fabricating the same |
| US20110199829A1 (en) * | 2010-02-18 | 2011-08-18 | Samsung Electronics Co., Ltd. | Nonvolatile Memory Device, Programming Method Thereof And Memory System Including The Same |
| US20110298013A1 (en) * | 2010-06-07 | 2011-12-08 | Samsung Electronics Co., Ltd. | Vertical Structure Semiconductor Memory Devices And Methods Of Manufacturing The Same |
| US8187936B2 (en) * | 2010-06-30 | 2012-05-29 | SanDisk Technologies, Inc. | Ultrahigh density vertical NAND memory device and method of making thereof |
| US8193054B2 (en) * | 2010-06-30 | 2012-06-05 | SanDisk Technologies, Inc. | Ultrahigh density vertical NAND memory device and method of making thereof |
| US20120211819A1 (en) * | 2010-06-30 | 2012-08-23 | SanDisk Technologies, Inc. | Ultrahigh density vertical nand memory device and method of making thereof |
| US8349681B2 (en) * | 2010-06-30 | 2013-01-08 | Sandisk Technologies Inc. | Ultrahigh density monolithic, three dimensional vertical NAND memory device |
| US20120018796A1 (en) * | 2010-07-22 | 2012-01-26 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for manufacturing the same |
| US20120181596A1 (en) * | 2011-01-14 | 2012-07-19 | Micron Technology, Inc. | Strings of memory cells having string select gates, memory devices incorporating such strings, and methods of accessing and forming the same |
Non-Patent Citations (9)
| Title |
|---|
| Endoh et al., "Novel Ultra High Density Memory With a Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell", IEDM Proc. (2001) 33-36. |
| International Search Report & Written Opinion issued in PCT Application No. PCT/US2012/032870, mailed on Jun. 27, 2012. |
| Jang et al., "Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory," 2009 Symposium on VLSI Technology Digest of Technical Papers, pp. 192-193. |
| Katsumata et al., "Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices," 2009 Symposium on VLSI Technology Digest of Technical Papers, pp. 136-137. |
| Maeda et al., "Multi-Stacked 1G Cell/Layer Pipe-shaped BiCS Flash Memory," 2009 Symposium on VLSI Technology Digest of Technical Papers, pp. 22-23. |
| U.S. Appl. No. 12/827,577, "Ultrahigh Density Vertical NAND Memory Device and Method of Making Thereof,", filed Jun. 30, 2010. |
| U.S. Appl. No. 12/827,761, "Ultrahigh Density Vertical NAND Memory Device and Method of Making Thereof,", filed Jun. 30, 2010. |
| U.S. Appl. No. 12/827,869, "Ultrahigh Density Vertical NAND Memory Device and Method of Making Thereof,", filed Jun. 30, 2010. |
| U.S. Appl. No. 12/827,947, "Ultrahigh Density Vertical NAND Memory Device and Method of Making Thereof,", filed Jun. 30, 2010. |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9711531B2 (en) | 2015-10-08 | 2017-07-18 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20140027960A (en) | 2014-03-07 |
| TW201244007A (en) | 2012-11-01 |
| US20120256247A1 (en) | 2012-10-11 |
| WO2012142020A1 (en) | 2012-10-18 |
| KR101921355B1 (en) | 2019-02-13 |
| US8445347B2 (en) | 2013-05-21 |
| CN103620789A (en) | 2014-03-05 |
| CN103620789B (en) | 2016-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE45554E1 (en) | 3D vertical NAND and method of making thereof by front and back side processing | |
| US9831268B2 (en) | Ultrahigh density vertical NAND memory device and method of making thereof | |
| US9935124B2 (en) | Split memory cells with unsplit select gates in a three-dimensional memory device | |
| US8461641B2 (en) | Ultrahigh density vertical NAND memory device and method of making thereof | |
| US8283228B2 (en) | Method of making ultrahigh density vertical NAND memory device | |
| US8193054B2 (en) | Ultrahigh density vertical NAND memory device and method of making thereof | |
| EP2589070B1 (en) | Ultrahigh density vertical nand memory device and method of making thereof | |
| US8614126B1 (en) | Method of making a three-dimensional memory array with etch stop | |
| US8658499B2 (en) | Three dimensional NAND device and method of charge trap layer separation and floating gate formation in the NAND device | |
| CN109256390B (en) | Vertical memory device | |
| KR20170028871A (en) | Three dimensional nand device having a wavy charge storage layer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0948 Effective date: 20160516 |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |