USRE42294E1 - Semiconductor integrated circuit designing method and system using a design rule modification - Google Patents

Semiconductor integrated circuit designing method and system using a design rule modification Download PDF

Info

Publication number
USRE42294E1
USRE42294E1 US10/819,338 US81933804A USRE42294E US RE42294 E1 USRE42294 E1 US RE42294E1 US 81933804 A US81933804 A US 81933804A US RE42294 E USRE42294 E US RE42294E
Authority
US
United States
Prior art keywords
pattern
computer
integrated circuit
design rule
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US10/819,338
Inventor
Toshiya Kotani
Satoshi Tanaka
Soichi Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US10/819,338 priority Critical patent/USRE42294E1/en
Priority to US11/905,862 priority patent/USRE42302E1/en
Priority to US12/945,672 priority patent/USRE43659E1/en
Application granted granted Critical
Publication of USRE42294E1 publication Critical patent/USRE42294E1/en
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KABUSHIKI KAISHA TOSHIBA
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]

Definitions

  • the present invention relates to a semiconductor integrated circuit designing method and system and, in particular, to a semiconductor integrated circuit designing rule.
  • the mask data processing there are pattern calculation processing, mask data processing/preparation (MDP) processing for varying a mask pattern by a design rule checker (D.R.C.), etc., and optical proximity correction (OPC) processing for correcting an optical proximity effect (OPC), etc.
  • MDP mask data processing/preparation
  • OPC optical proximity correction
  • the mask pattern can be properly corrected such that pattern dimensions on the wafer are matched to the desired dimensions.
  • a greater processing time taken in the mask data processing provides a major increase in the TAT.
  • TAT turn-around time
  • a compaction tool has been proposed (for example, Jpn. Pat. Appln. KOKAI Nos. 3-108738 and 8-287959) by which a design rule can be readily modified.
  • This compaction tool is such that, if the design rule is modified, each portion of a design pattern can be individually reduced or modified so as to satisfy such a “modified” design rule.
  • the design rule When, on the other hand, the design rule is determined, its work processes are performed by only preparing a basic pattern close to an actual device pattern, predicting a pattern configuration on the wafer, by lithography simulation, etc., on the basis of the basic pattern and determining the design rule on the basis of results of such predictions.
  • the basic pattern used in the determination of the design rule does not always reflect the detail of a practical device pattern and there are cases where an actual device pattern is not formed, as designed, at those kinds of patterns not fully predicted by the simulation. Further, due to an increase in the number of design rules, an increase in choices of process procedures and the complexity of the data processing procedure, various factors need to be considered so as to determine individual design rules, and much time and effort is needed to determine the design rules. Still further, there are cases where the process procedure and data processing procedure cannot be determined until a design rule is proposed. It is, therefore, also necessary to prepare a plurality of design rules corresponding to the process procedure and data processing procedure.
  • the compaction tool capable of a faster design rule modification has been proposed, it is necessary to initially determine the design rules upon the processing by the compaction tool. Since, however, various difficulties as set out above have been encountered in determining the design rules, much time and effort is needed to determine the design rule. Further, the once-determined design rule is not always optimal and, when a practical device pattern is prepared with the use of the design pattern compacted by the compaction tool, there is a risk that the desired device pattern will not be obtained.
  • a method for designing a semiconductor integrated circuit comprises compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, obtaining an evaluated value by comparing the predicted pattern with the compacted pattern, deciding whether the evaluated value satisfies a predetermined condition, and modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.
  • a system for designing a semiconductor integrated circuit comprises means for compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, means for predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, means for obtaining an evaluated value by comparing the predicted pattern with the compacted pattern, means for deciding whether the evaluated value satisfies a predetermined condition, and means for modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.
  • a computer readable medium configured to store program instructions for causing a computer to compact a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, causing the computer to predict a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, causing the computer to obtain an evaluated value by comparing the predicted pattern with the compacted pattern, causing the computer to decide whether the evaluated value satisfies a predetermined condition, and causing the computer to modify the design rule when the evaluated value is decided as not satisfying the predetermined condition.
  • FIG. 1 is a functional block diagram showing a concept of a designing system according to an embodiment of the present invention.
  • FIG. 2 is a flow chart showing an operation process of a designing method according to an example of the present invention. ;
  • FIG. 3 is an illustration of a computer having its operation controlled by a program loaded from a storage medium.
  • FIG. 1 is a functional block diagram showing a concept of a designing system according to an embodiment of the present invention.
  • a compaction tool 11 and simulator 12 coexist.
  • the compaction tool 11 compacts a design layout so as to make the design layout area as small as possible.
  • the simulator 12 predicts a pattern configuration formed at a surface area of a semiconductor wafer on the basis of the design layout.
  • a design rule table 13 for defining a design rule of a given generation and a design rule preparing pattern 14 for use in a design rule calculation are inputted.
  • the design rule preparing pattern 14 is compacted in accordance with the design rule defined by the design rule table 13 and a “compacted” pattern is outputted to the simulator 12 .
  • the simulator 12 includes the following simulators.
  • a first is a lithography simulator (fight intensity simulator or electron beam exposing simulator, etc.) for calculating a light exposed state on a wafer surface when a mask pattern is transferred by a light exposure device onto a resist formed on a wafer.
  • a second is a simulator for calculating a pattern configuration of the resist which, after being pattern-transferred, is developed.
  • a third is a simulator for calculating a configuration on a wafer surface following a pattern-working process (etching) done on the wafer surface area with a “developed” resist pattern used as a mask.
  • a wafer surface pattern configuration is predicted, by the simulator 12 , in the case of a given process condition being selected. It is noted that a device simulators for deciding a design rule or an LVS (Layout Versus Schematics) for comparing layout data with a circuit design may also be included if necessary.
  • the compacted pattern data is converted to data for photolithography or electron beam lithography and a simulation is carried out using the “converted” data.
  • the present system has a mask data processing system 15 for performing mask data processing such as MDP processing, OPC processing, etc., and can perform mask data processing on a design pattern compacted by the compaction tool 11 .
  • mask data processing system 15 for performing mask data processing such as MDP processing, OPC processing, etc.
  • a wafer surface area's pattern configuration predicted by the simulator 12 and design pattern compacted by the compaction tool 11 are compared by a comparing/evaluating means 16 .
  • a great/small relation, etc., between an evaluated value obtained based on a result of comparison and an initially given reference value 17 is decided by a deciding means 18 .
  • an earlier defined design rule is determined by a design rule determining means 19 as being a design rule of a device now under consideration.
  • the earlier defined design rule is modified (changed) by a design rule modifying (changing) means 20 to a new design rule and the new design rule is fed back to the design rule table 13 .
  • the design rule table and design rule preparing pattern are input to the compaction tool.
  • the compaction tool compacts the designed pattern so as to satisfy a design rule designated by the design rule table (S 1 ).
  • a design rule used as an initial value in the design rule table can be made of a rule obtained by uniformly shrinking, for example, a design rule of a previous generation. It is desirable that the design rule can prepare the same pattern shape as actual device pattern shape as possible.
  • a logic device for example, it is desirable to use a standard cell pattern, etc.
  • mask data processing is performed on the compacted pattern (S 2 ). Since the assumed MDP processing and OPC processing differ from layer to layer, the mask data processing method is determined, taking into consideration the actual processing capability and TAT.
  • a pattern configuration finally formed on a surface area of the wafer is predicted from the mask pattern prepared by the mask data processing with the use of the simulator mounted on the system (S 3 ).
  • those partially evaluated values such as a deviation amount of a line-width dimension from a desired dimension and a shortened amount of a dimension at a line end are calculated from the predicted pattern configuration and “compacted” design pattern. Further, the chip area, compaction shrink rate, etc., are also calculated as evaluation values (S 4 ).
  • a reference evaluation value initially determined for each evaluation value is inputted (S 5 ). Further, the calculated evaluation value and reference evaluation value are compared and it is decided whether or not the evaluation value satisfies the condition of the reference evaluation value (S 6 ). In the case where the evaluation value satisfies the condition of the reference evaluation value, the earlier defined design rule is determined as the design rule of the device now under consideration (S 7 ).
  • a design rule exerting an influence on the calculated evaluation value is decided and this design rule is extracted (S 8 ).
  • the design rule defining a distance from the gate's forward end to the diffusion layer is so set larger as to satisfy the condition of the reference evaluation value.
  • the design rule defining a distance from the end of the diffusion layer to the contact hole is so set larger as to satisfy the reference evaluation value.
  • the extracted design rule is modified toward a direction satisfying the condition of the reference evaluation value. Further, the modified design rule is fed back to the design rule table and the design rule of the design rule table is so modified as to allow at least one evaluation value to satisfy the condition of the reference evaluation value (S 9 ).
  • the above-mentioned designing method can be realized by a computer having its operation controlled by a program loaded from a storage medium such as a magnetic disk, as shown in FIG. 3 .
  • the values of the design rules can be calculated with the use of an actual device pattern and it is, therefore, possible to calculate an exact design rule, in a shorter period of time, compatible with processes actually in use. Further, since this is a design rule also taking into consideration the mask data processing assumed to be done with an actual device, it is possible to compromise between the mask data processing time and the chip size increase resulting from less strict design rule. By providing the reference evaluation value, a faster decision is made for OK (good) or NG (no good) and, in addition, a readier numerical evaluation is also made on the design rule.
  • design rules may be prepared not only using the compaction tool and simulator as set out above but also additionally preparing an actual mask and performing a transfer test, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)

Abstract

A method for designing a semiconductor integrated circuit is provided which comprises compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, obtaining an evaluated value by comparing the predicted pattern with the compacted pattern, deciding whether the evaluated value satisfies a predetermined condition, and modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application Ser. No. 10/819,338, filed Apr. 7, 2004, is a reissue application of U.S. Pat. No. 6,507,931. A continuation of this reissue application was filed on Oct. 4, 2007, and was accorded application Ser. No. 11/905,862. This application is also based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2000-199839, filed Jun. 30, 2000, the entire contents of which are also incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor integrated circuit designing method and system and, in particular, to a semiconductor integrated circuit designing rule.
2. Description of the Related Art
In recent years, a marked advance has been made in the manufacturing technology of a semiconductor integrated circuit and the semiconductor integrated circuit of minimal working dimensions in the order of 0.20 μm has been mass produced. This very fine work process has been realized by a very fine pattern forming technology such as mask process technology, photolithography technology and etching technology.
At those time periods when a pattern size of the semiconductor circuit was adequately large, it was only necessary to prepare a mask pattern using a desired LSI pattern as an as-designed pattern. This mask pattern was transferred by a projection optical system on a photoresist on a wafer and, with a developed photoresist used as a mask, etching was performed. By doing so, it was possible to form a substantially as-designed pattern on the wafer.
With the ever advancing microminiaturization of patterns, however, it has been difficult to faithfully form that pattern and problems arise in that pattern configurations on the wafer are not formed as designed. In order to solve this problem, consideration has been paid to a CD shift in each process and a procedure (hereinafter referred to as a mask data processing) for forming a mask pattern different from a designed pattern has become important so as to allow a pattern configuration on the wafer to be formed as an as-designed pattern.
As the mask data processing, there are pattern calculation processing, mask data processing/preparation (MDP) processing for varying a mask pattern by a design rule checker (D.R.C.), etc., and optical proximity correction (OPC) processing for correcting an optical proximity effect (OPC), etc. By these, the mask pattern can be properly corrected such that pattern dimensions on the wafer are matched to the desired dimensions.
In a device, such as a logic device, requiring a short turn-around time (TAT), a greater processing time taken in the mask data processing provides a major increase in the TAT. In order to decrease the processing time for the mask data processing, it is necessary to make the design rule less strict, but, if this is so done, the chip size is increased.
In order to attain both an improved TAT and a reduced chip size, it is important that detailed discussions be held between the designer and the process developer about less strict design rule and time-reduced mask data processing. In the logic device requiring a greater time in a library development of cells or micro-cores, etc., it is necessary that, at an earlier time stage in which a process is not completely determined, the design rule be determined with the use of a lithography simulation, etc. Since the designer does the library development on the basis of a determined design rule, if the design rule is modified after the library development has been started, then it is necessary to re-design it on the basis of the modified design rule.
In order to solve such a problem, a compaction tool has been proposed (for example, Jpn. Pat. Appln. KOKAI Nos. 3-108738 and 8-287959) by which a design rule can be readily modified. This compaction tool is such that, if the design rule is modified, each portion of a design pattern can be individually reduced or modified so as to satisfy such a “modified” design rule.
When, on the other hand, the design rule is determined, its work processes are performed by only preparing a basic pattern close to an actual device pattern, predicting a pattern configuration on the wafer, by lithography simulation, etc., on the basis of the basic pattern and determining the design rule on the basis of results of such predictions.
However, the basic pattern used in the determination of the design rule does not always reflect the detail of a practical device pattern and there are cases where an actual device pattern is not formed, as designed, at those kinds of patterns not fully predicted by the simulation. Further, due to an increase in the number of design rules, an increase in choices of process procedures and the complexity of the data processing procedure, various factors need to be considered so as to determine individual design rules, and much time and effort is needed to determine the design rules. Still further, there are cases where the process procedure and data processing procedure cannot be determined until a design rule is proposed. It is, therefore, also necessary to prepare a plurality of design rules corresponding to the process procedure and data processing procedure.
Although, as set out above, the compaction tool capable of a faster design rule modification has been proposed, it is necessary to initially determine the design rules upon the processing by the compaction tool. Since, however, various difficulties as set out above have been encountered in determining the design rules, much time and effort is needed to determine the design rule. Further, the once-determined design rule is not always optimal and, when a practical device pattern is prepared with the use of the design pattern compacted by the compaction tool, there is a risk that the desired device pattern will not be obtained.
BRIEF SUMMARY OF THE INVENTION
In a first aspect of the present invention, a method for designing a semiconductor integrated circuit is provided which comprises compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, obtaining an evaluated value by comparing the predicted pattern with the compacted pattern, deciding whether the evaluated value satisfies a predetermined condition, and modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.
In a second aspect of the present invention, a system for designing a semiconductor integrated circuit is provided which comprises means for compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, means for predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, means for obtaining an evaluated value by comparing the predicted pattern with the compacted pattern, means for deciding whether the evaluated value satisfies a predetermined condition, and means for modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.
In a third aspect of the present invention, a computer readable medium is provided which is configured to store program instructions for causing a computer to compact a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, causing the computer to predict a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, causing the computer to obtain an evaluated value by comparing the predicted pattern with the compacted pattern, causing the computer to decide whether the evaluated value satisfies a predetermined condition, and causing the computer to modify the design rule when the evaluated value is decided as not satisfying the predetermined condition.
Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.
FIG. 1 is a functional block diagram showing a concept of a designing system according to an embodiment of the present invention; and
FIG. 2 is a flow chart showing an operation process of a designing method according to an example of the present invention. ; and
FIG. 3 is an illustration of a computer having its operation controlled by a program loaded from a storage medium.
 DETAILED DESCRIPTION OF THE INVENTION
An embodiment of the present invention will be described below with reference to the drawing.
FIG. 1 is a functional block diagram showing a concept of a designing system according to an embodiment of the present invention.
In the present system, a compaction tool 11 and simulator 12 coexist. The compaction tool 11 compacts a design layout so as to make the design layout area as small as possible. The simulator 12 predicts a pattern configuration formed at a surface area of a semiconductor wafer on the basis of the design layout.
To the compaction tool 11, a design rule table 13 for defining a design rule of a given generation and a design rule preparing pattern 14 for use in a design rule calculation are inputted. In the compaction tool 11, the design rule preparing pattern 14 is compacted in accordance with the design rule defined by the design rule table 13 and a “compacted” pattern is outputted to the simulator 12.
The simulator 12 includes the following simulators. A first is a lithography simulator (fight intensity simulator or electron beam exposing simulator, etc.) for calculating a light exposed state on a wafer surface when a mask pattern is transferred by a light exposure device onto a resist formed on a wafer. A second is a simulator for calculating a pattern configuration of the resist which, after being pattern-transferred, is developed. A third is a simulator for calculating a configuration on a wafer surface following a pattern-working process (etching) done on the wafer surface area with a “developed” resist pattern used as a mask. A wafer surface pattern configuration is predicted, by the simulator 12, in the case of a given process condition being selected. It is noted that a device simulators for deciding a design rule or an LVS (Layout Versus Schematics) for comparing layout data with a circuit design may also be included if necessary.
In the present system, the compacted pattern data is converted to data for photolithography or electron beam lithography and a simulation is carried out using the “converted” data. Further, the present system has a mask data processing system 15 for performing mask data processing such as MDP processing, OPC processing, etc., and can perform mask data processing on a design pattern compacted by the compaction tool 11. By performing the simulation on the thus mask data processed pattern, it is possible to clarify a relation between an actually executable mask data processing and a definable design rule.
A wafer surface area's pattern configuration predicted by the simulator 12 and design pattern compacted by the compaction tool 11 are compared by a comparing/evaluating means 16. A great/small relation, etc., between an evaluated value obtained based on a result of comparison and an initially given reference value 17 is decided by a deciding means 18. In the case where a result of decision satisfies a predetermined condition, an earlier defined design rule is determined by a design rule determining means 19 as being a design rule of a device now under consideration. In the case where the result of decision does not satisfy the predetermined condition, the earlier defined design rule is modified (changed) by a design rule modifying (changing) means 20 to a new design rule and the new design rule is fed back to the design rule table 13.
Now the operation of the designing system according to the embodiment of the present invention will be explained below with reference to a flow chart shown in FIG. 2.
First, the design rule table and design rule preparing pattern are input to the compaction tool. The compaction tool compacts the designed pattern so as to satisfy a design rule designated by the design rule table (S1). As a design rule used as an initial value in the design rule table can be made of a rule obtained by uniformly shrinking, for example, a design rule of a previous generation. It is desirable that the design rule can prepare the same pattern shape as actual device pattern shape as possible. In a logic device, for example, it is desirable to use a standard cell pattern, etc. In the case of it being larger in scale, use is desirably made of a logic device pattern also involving the interconnection of an overlaying layer by a P&R (placement and routing) step.
Then, mask data processing is performed on the compacted pattern (S2). Since the assumed MDP processing and OPC processing differ from layer to layer, the mask data processing method is determined, taking into consideration the actual processing capability and TAT.
Then, a pattern configuration finally formed on a surface area of the wafer is predicted from the mask pattern prepared by the mask data processing with the use of the simulator mounted on the system (S3).
Then, those partially evaluated values such as a deviation amount of a line-width dimension from a desired dimension and a shortened amount of a dimension at a line end are calculated from the predicted pattern configuration and “compacted” design pattern. Further, the chip area, compaction shrink rate, etc., are also calculated as evaluation values (S4).
Then a reference evaluation value initially determined for each evaluation value is inputted (S5). Further, the calculated evaluation value and reference evaluation value are compared and it is decided whether or not the evaluation value satisfies the condition of the reference evaluation value (S6). In the case where the evaluation value satisfies the condition of the reference evaluation value, the earlier defined design rule is determined as the design rule of the device now under consideration (S7).
Then, a design rule exerting an influence on the calculated evaluation value is decided and this design rule is extracted (S8). In the case where, for example, a shortened amount of a gate layer portion projecting from a diffusion layer is greater than a reference evaluation value, the design rule defining a distance from the gate's forward end to the diffusion layer is so set larger as to satisfy the condition of the reference evaluation value. In the case where a contact hole is situated at a corner of the diffusion layer, since there is a risk that an electrical conduction will fail between the contact hole and the diffusion layer due to a rounding at the corner of the diffusion layer, the design rule defining a distance from the end of the diffusion layer to the contact hole is so set larger as to satisfy the reference evaluation value. Further, a route defining a chip size on a device is checked and a design rule exerting an influence on the route is extracted.
Then, the extracted design rule is modified toward a direction satisfying the condition of the reference evaluation value. Further, the modified design rule is fed back to the design rule table and the design rule of the design rule table is so modified as to allow at least one evaluation value to satisfy the condition of the reference evaluation value (S9).
By doing so, the above-mentioned steps are repeated until the calculated evaluation value satisfies the condition of the reference evaluation value.
By the way, the above-mentioned designing method can be realized by a computer having its operation controlled by a program loaded from a storage medium such as a magnetic disk, as shown in FIG. 3.
According to the present embodiment, as set out above, the values of the design rules can be calculated with the use of an actual device pattern and it is, therefore, possible to calculate an exact design rule, in a shorter period of time, compatible with processes actually in use. Further, since this is a design rule also taking into consideration the mask data processing assumed to be done with an actual device, it is possible to compromise between the mask data processing time and the chip size increase resulting from less strict design rule. By providing the reference evaluation value, a faster decision is made for OK (good) or NG (no good) and, in addition, a readier numerical evaluation is also made on the design rule. Further, by distinguishing between the design rule exerting an influence on the evaluation value and other design rules, it is easier to decide whether any given design rule should be set stricter or any given design rule should be set more lenient and, by doing so, it is possible to easily judge to which patterns specific attention should be paid during the work-processing and mask data processing.
It is to be noted that the design rules may be prepared not only using the compaction tool and simulator as set out above but also additionally preparing an actual mask and performing a transfer test, etc.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

Claims (28)

1. A method for designing a semiconductor integrated circuit, executed by a computer programmed to perform the method, the method comprising:
compacting a design layout of a semiconductor integrated circuit, using a computer, on the basis of a given design rule of the semiconductor integrated circuit to obtain a compacted pattern;
predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit, using a computer, on the basis of the compacted pattern;
obtaining an evaluated value, using a computer, by comparing the predicted pattern with the compacted pattern;
deciding, using a computer, whether the evaluated value satisfies a predetermined condition; and
modifying the design rule, using a computer, when the evaluated value is decided as not satisfying the predetermined condition.
2. A method according to claim 1, wherein the pattern to be formed at a surface area of a wafer is predicted, using a computer, using data obtained by converting data of the compacted pattern to mask data for photolithography or data for electron beam lithography.
3. A method according to claim 1, wherein the pattern to be formed at a surface area of a wafer is predicted, using a computer, using at least one model selected from a first prediction model, second prediction model and third prediction model, the first prediction model being a model for calculating a light exposed state of a resist on the wafer when the compacted pattern is projected on the resist, the second prediction model being a model for calculating a resist pattern configuration after the resist has been developed, and the third prediction model being a model for calculating a wafer surface configuration after the wafer has been work-processed using the resist pattern.
4. A system having a computer readable medium including instructions for designing a semiconductor integrated circuit, comprising:
means for compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule of the semiconductor integrated circuit to obtain a compacted pattern;
means for predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern;
means for obtaining an evaluated value by comparing the predicted pattern with the compacted pattern;
means for deciding whether the evaluated value satisfies a predetermined condition; and
means for modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.
5. A system according to claim 4, wherein the pattern to be formed at a surface area of a wafer is predicted using data obtained by converting data of the compacted pattern to mask data for lithography or data for electron beam lithography.
6. A system according to claim 4, wherein the pattern to be formed at a surface area of a wafer is predicted using at least one model selected from a first prediction model, second prediction model and third prediction model, the first prediction model being a model for calculating a light exposed state of a resist on the wafer when the compacted pattern is projected on the resist, the second prediction model being a model for calculating a resist pattern configuration after the resist has been developed, and the third prediction model being a model for calculating a wafer surface configuration after the wafer has been work-processed using the resist pattern.
7. A non-transitory computer readable storage medium configured to store encoded with a computer program product storing program instructions for causing a computer to compact a design layout of a semiconductor integrated circuit on the basis of a given design rule of the semiconductor integrated circuit to obtain a compacted pattern, causing the computer to predict a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, causing the computer to obtain an evaluated value by comparing the predicted pattern with the compacted pattern, causing the computer to decide whether the evaluated value satisfies a predetermined condition, and causing the computer to modify the design rule when the evaluated value is decided as not satisfying the predetermined condition the computer providing a modified design layout of a semiconductor integrated circuit based on the modified design rule.
8. A method for preparing a design rule for a semiconductor integrated circuit, executed by a computer programmed to perform the method, the method comprising:
obtaining a pattern of a design layout, using a computer, on the basis of a given design rule of the semiconductor integrated circuit;
predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit, using a computer, on the basis of the obtained pattern;
obtaining an evaluated value, using a computer, by comparing the predicted pattern with the obtained pattern;
deciding whether the evaluated value satisfies a predetermined condition, using a computer;
modifying the given design rule, using a computer, when the evaluated value is decided as not satisfying the predetermined condition; and
determining the given design rule as a fixed design rule for the semiconductor integrated circuit, using a computer, when the evaluated value is decided as satisfying the predetermined condition.
9. A method according to claim 8, wherein the pattern to be formed at a surface area of a wafer is predicted, using a computer, using data obtained by converting data of the obtained pattern to mask data for photolithography or data for electron beam lithography.
10. A method according to claim 8, wherein the pattern formed at a surface area of a wafer is predicted, using a computer, using at least one model selected from a first prediction model, a second prediction model and a third prediction model, the first prediction model being a model for calculating a light exposed state of a resist on the wafer when the obtained pattern is projected on the resist, the second prediction model being a model for calculating a resist pattern configuration after the resist has been developed, and the third prediction model being a model for calculating a wafer surface configuration after the wafer has been work-processed using the resist pattern configuration.
11. A layout used for producing a semiconductor integrated circuit, comprising a layout pattern designed using the design rule prepared by the method according to claim 8, instructions for executing the method being stored on a computer readable medium, wherein the layout is associated with the layout pattern produced using the prepared design rule.
12. A layout according to claim 11, wherein the layout pattern includes a standard cell pattern.
13. A layout according to claim 11, wherein the layout pattern includes a pattern for placement and routing.
14. A method for designing a layout for a semiconductor integrated circuit, executed by a computer programmed to perform the method, the method comprising:
obtaining a pattern of a design layout, using a computer, on the basis of a given design rule of the semiconductor integrated circuit;
predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit, using a computer, on the basis of the obtained pattern;
obtaining an evaluated value, using a computer, by comparing the predicted pattern with the obtained pattern;
deciding whether the evaluated value satisfies a predetermined condition, using a computer;
modifying the given design rule, using a computer, when the evaluated value is decided as not satisfying the predetermined condition;
determining the given design rule as a fixed design rule for the semiconductor integrated circuit, using a computer, when the evaluated value is decided as satisfying the predetermined condition; and
designing a layout pattern for the semiconductor integrated circuit, using a computer, using the fixed design rule.
15. A method according to claim 14, wherein the pattern to be formed at a surface area of a wafer is predicted, using a computer, using data obtained by converting data of the obtained pattern to mask data for photolithography or data for electron beam lithography.
16. A method according to claim 14, wherein the pattern to be formed at a surface area of a wafer is predicted, using a computer, using at least one model selected from a first prediction model, a second prediction model and a third prediction model, the first prediction model being a model for calculating a light exposed state of a resist on the wafer when the obtained pattern is projected on the resist, the second prediction model being a model for calculating a resist pattern configuration after the resist has been developed, and the third prediction model being a model for calculating a wafer surface configuration after the wafer has been work-processed using the resist pattern configuration.
17. A method according to claim 14, wherein the layout pattern includes a standard cell pattern.
18. A method according to claim 14, wherein the layout pattern includes a pattern for placement and routing.
19. A method for manufacturing a semiconductor device, comprising projecting a pattern corresponding to the layout designed by the method according to claim 14, onto a photoresist on a semiconductor substrate.
20. A method according to claim 1, wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
21. A system according to claim 4, wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
22. The non-transitory computer readable storage medium according to claim 7 , wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
23. A method according to claim 8, wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
24. A layout according to claim 11, wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
25. A method according to claim 14, wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
26. A method according to claim 19, wherein the given design rule defines a distance between patterns in different layers of the semiconductor integrated circuit.
27. A method for manufacturing a semiconductor device, comprising:
forming a circuit pattern on a semiconductor wafer based on the layout designed by the method according to claim 14 .
28. A computer program product configured to store program instructions for causing a computer to perform the method according to claim 14.
US10/819,338 2000-06-30 2004-04-07 Semiconductor integrated circuit designing method and system using a design rule modification Expired - Lifetime USRE42294E1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/819,338 USRE42294E1 (en) 2000-06-30 2004-04-07 Semiconductor integrated circuit designing method and system using a design rule modification
US11/905,862 USRE42302E1 (en) 2000-06-30 2007-10-04 Method for making a design layout and mask
US12/945,672 USRE43659E1 (en) 2000-06-30 2010-11-12 Method for making a design layout of a semiconductor integrated circuit

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000-199839 2000-06-30
JP2000199839A JP4077141B2 (en) 2000-06-30 2000-06-30 Design rule creation method, design rule creation system, and recording medium
US09/892,572 US6507931B2 (en) 2000-06-30 2001-06-28 Semiconductor integrated circuit designing method and system
US10/819,338 USRE42294E1 (en) 2000-06-30 2004-04-07 Semiconductor integrated circuit designing method and system using a design rule modification

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/892,572 Reissue US6507931B2 (en) 2000-06-30 2001-06-28 Semiconductor integrated circuit designing method and system

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/892,572 Continuation US6507931B2 (en) 2000-06-30 2001-06-28 Semiconductor integrated circuit designing method and system

Publications (1)

Publication Number Publication Date
USRE42294E1 true USRE42294E1 (en) 2011-04-12

Family

ID=18697788

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/892,572 Ceased US6507931B2 (en) 2000-06-30 2001-06-28 Semiconductor integrated circuit designing method and system
US10/819,338 Expired - Lifetime USRE42294E1 (en) 2000-06-30 2004-04-07 Semiconductor integrated circuit designing method and system using a design rule modification
US11/905,862 Expired - Lifetime USRE42302E1 (en) 2000-06-30 2007-10-04 Method for making a design layout and mask
US12/945,672 Expired - Lifetime USRE43659E1 (en) 2000-06-30 2010-11-12 Method for making a design layout of a semiconductor integrated circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/892,572 Ceased US6507931B2 (en) 2000-06-30 2001-06-28 Semiconductor integrated circuit designing method and system

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11/905,862 Expired - Lifetime USRE42302E1 (en) 2000-06-30 2007-10-04 Method for making a design layout and mask
US12/945,672 Expired - Lifetime USRE43659E1 (en) 2000-06-30 2010-11-12 Method for making a design layout of a semiconductor integrated circuit

Country Status (4)

Country Link
US (4) US6507931B2 (en)
JP (1) JP4077141B2 (en)
KR (1) KR100437980B1 (en)
TW (1) TW516077B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090299512A1 (en) * 2008-06-02 2009-12-03 Renesas Technology Corp. Semiconductor manufacturing system and method
USRE43659E1 (en) * 2000-06-30 2012-09-11 Kabushiki Kaisha Toshiba Method for making a design layout of a semiconductor integrated circuit
US9230053B2 (en) 2014-02-12 2016-01-05 Samsung Electronics Co., Ltd. Rule generating apparatus and method using lithography simulation
US10216890B2 (en) 2004-04-21 2019-02-26 Iym Technologies Llc Integrated circuits having in-situ constraints
US20190095550A1 (en) * 2017-09-25 2019-03-28 International Business Machines Corporation Optimizing integrated circuit designs based on interactions between multiple integration design rules

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002368093A (en) * 2001-06-12 2002-12-20 Mitsubishi Electric Corp Layout forming apparatus, layout forming method and program
TWI252516B (en) 2002-03-12 2006-04-01 Toshiba Corp Determination method of process parameter and method for determining at least one of process parameter and design rule
JP2003345854A (en) * 2002-05-23 2003-12-05 Mitsubishi Electric Corp Design rule generation system
US7117456B2 (en) * 2003-12-03 2006-10-03 International Business Machines Corporation Circuit area minimization using scaling
JP2005181523A (en) 2003-12-17 2005-07-07 Toshiba Corp Design pattern correcting method, mask pattern forming method, method for manufacturing semiconductor device, design pattern correction system, and design pattern correcting program
JP4488727B2 (en) 2003-12-17 2010-06-23 株式会社東芝 Design layout creation method, design layout creation system, mask manufacturing method, semiconductor device manufacturing method, and design layout creation program
JP4357287B2 (en) 2003-12-18 2009-11-04 株式会社東芝 Correction guide generation method, pattern creation method, mask manufacturing method, semiconductor device manufacturing method, and program
JP2007536564A (en) * 2004-04-02 2007-12-13 クリア・シェイプ・テクノロジーズ・インコーポレーテッド Modeling the super-resolution process in integrated circuit manufacturing.
JP2006053248A (en) 2004-08-10 2006-02-23 Toshiba Corp Method for creating design pattern data, method for creating mask pattern data, method for manufacturing mask, and method and program for manufacturing semiconductor device
JP2006075884A (en) 2004-09-10 2006-03-23 Nippon Steel Corp Press formation system, press formation method and computer program
JP4817746B2 (en) * 2005-07-27 2011-11-16 株式会社東芝 Semiconductor device design data processing method, program thereof, and semiconductor device manufacturing method
US20070074142A1 (en) * 2005-09-27 2007-03-29 Applied Materials, Inc. Integrated circuit layout methods
US7934184B2 (en) * 2005-11-14 2011-04-26 Takumi Technology Corporation Integrated circuit design using modified cells
US7568179B1 (en) 2006-09-21 2009-07-28 Armen Kroyan Layout printability optimization method and system
JP4745256B2 (en) 2007-01-26 2011-08-10 株式会社東芝 Pattern creation method, pattern creation / verification program, and semiconductor device manufacturing method
US8010912B2 (en) * 2007-03-09 2011-08-30 Broadcom Corporation Method of shrinking semiconductor mask features for process improvement
JP4891817B2 (en) * 2007-03-16 2012-03-07 株式会社日立製作所 Design rule management method, design rule management program, rule construction device, and rule check device
KR100898232B1 (en) * 2007-09-03 2009-05-18 주식회사 동부하이텍 Patten design method in shrink process
JP5194770B2 (en) * 2007-12-20 2013-05-08 富士通セミコンダクター株式会社 Semiconductor device manufacturing method and program thereof
US8214771B2 (en) * 2009-01-08 2012-07-03 Kla-Tencor Corporation Scatterometry metrology target design optimization
KR101044295B1 (en) * 2010-01-07 2011-06-28 주식회사 엔타시스 A method and apparatus to pack neighbor blocks and cells during the automatic chip level layout compaction
US20150067621A1 (en) * 2012-09-05 2015-03-05 Mentor Graphics Corporation Logic-Driven Layout Pattern Analysis
US11023648B2 (en) 2017-12-12 2021-06-01 Siemens Industry Software Inc. Puzzle-based pattern analysis and classification

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03108738A (en) 1989-09-22 1991-05-08 Fujitsu Ltd Method of contracting pattern of automatic lsi designing system
US5416722A (en) 1992-11-19 1995-05-16 Vlsi Technology, Inc. System and method for compacting integrated circuit layouts
KR960035135A (en) 1995-03-22 1996-10-24 김주용 Manufacturing method of exposure mask
JPH08287959A (en) 1995-04-11 1996-11-01 Hitachi Ltd Charger
US5682323A (en) * 1995-03-06 1997-10-28 Lsi Logic Corporation System and method for performing optical proximity correction on macrocell libraries
KR19990062811A (en) 1997-12-05 1999-07-26 다니구찌 이찌로오, 기타오카 다카시 Pattern distortion detection device and detection method and program recording medium
US5984510A (en) 1996-11-01 1999-11-16 Motorola Inc. Automatic synthesis of standard cell layouts
US6006024A (en) * 1996-11-01 1999-12-21 Motorola, Inc. Method of routing an integrated circuit
US6077310A (en) * 1995-12-22 2000-06-20 Kabushiki Kaisha Toshiba Optical proximity correction system
US6209123B1 (en) * 1996-11-01 2001-03-27 Motorola, Inc. Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
US6289499B1 (en) * 1997-12-31 2001-09-11 Avant! Corporation Proximity correction software for wafer lithography
US6470489B1 (en) * 1997-09-17 2002-10-22 Numerical Technologies, Inc. Design rule checking system and method
US6576147B2 (en) 2000-04-14 2003-06-10 Matsushita Electric Industrial Co., Ltd. Method of layout compaction
US6578190B2 (en) * 2001-01-11 2003-06-10 International Business Machines Corporation Process window based optical proximity correction of lithographic images
US6691297B1 (en) * 1999-03-04 2004-02-10 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US7181707B2 (en) * 2002-03-12 2007-02-20 Kabushiki Kaisha Toshiba Method of setting process parameter and method of setting process parameter and/or design rule

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0548391B1 (en) 1991-12-21 1997-07-23 Deutsche ITT Industries GmbH Offset compensated Hall-sensor
JP4077141B2 (en) * 2000-06-30 2008-04-16 株式会社東芝 Design rule creation method, design rule creation system, and recording medium

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03108738A (en) 1989-09-22 1991-05-08 Fujitsu Ltd Method of contracting pattern of automatic lsi designing system
US5416722A (en) 1992-11-19 1995-05-16 Vlsi Technology, Inc. System and method for compacting integrated circuit layouts
US5682323A (en) * 1995-03-06 1997-10-28 Lsi Logic Corporation System and method for performing optical proximity correction on macrocell libraries
US6425117B1 (en) * 1995-03-06 2002-07-23 Lsi Logic Corporation System and method for performing optical proximity correction on the interface between optical proximity corrected cells
KR960035135A (en) 1995-03-22 1996-10-24 김주용 Manufacturing method of exposure mask
JP2854551B2 (en) 1995-03-22 1999-02-03 現代電子産業株式会社 Manufacturing method of exposure mask
JPH08287959A (en) 1995-04-11 1996-11-01 Hitachi Ltd Charger
US6077310A (en) * 1995-12-22 2000-06-20 Kabushiki Kaisha Toshiba Optical proximity correction system
US6006024A (en) * 1996-11-01 1999-12-21 Motorola, Inc. Method of routing an integrated circuit
US6209123B1 (en) * 1996-11-01 2001-03-27 Motorola, Inc. Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
US5984510A (en) 1996-11-01 1999-11-16 Motorola Inc. Automatic synthesis of standard cell layouts
US6470489B1 (en) * 1997-09-17 2002-10-22 Numerical Technologies, Inc. Design rule checking system and method
JP2000182921A (en) 1997-12-05 2000-06-30 Mitsubishi Electric Corp Apparatus and method for detecting pattern distortion and semiconductor device
US6343370B1 (en) 1997-12-05 2002-01-29 Mitsubishi Denki Kabusiki Kaisha Apparatus and process for pattern distortion detection for semiconductor process and semiconductor device manufactured by use of the apparatus or process
KR19990062811A (en) 1997-12-05 1999-07-26 다니구찌 이찌로오, 기타오카 다카시 Pattern distortion detection device and detection method and program recording medium
US6289499B1 (en) * 1997-12-31 2001-09-11 Avant! Corporation Proximity correction software for wafer lithography
US6691297B1 (en) * 1999-03-04 2004-02-10 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US20040107410A1 (en) * 1999-03-04 2004-06-03 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US20050289500A1 (en) * 1999-03-04 2005-12-29 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US7103870B2 (en) * 1999-03-04 2006-09-05 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US7404165B2 (en) * 1999-03-04 2008-07-22 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US6576147B2 (en) 2000-04-14 2003-06-10 Matsushita Electric Industrial Co., Ltd. Method of layout compaction
US6578190B2 (en) * 2001-01-11 2003-06-10 International Business Machines Corporation Process window based optical proximity correction of lithographic images
US7181707B2 (en) * 2002-03-12 2007-02-20 Kabushiki Kaisha Toshiba Method of setting process parameter and method of setting process parameter and/or design rule

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Chaitali Sengupta et al., "An Integrated CAD Framework Linking VLSI Layout Editors and Process Simulators," SPIE vol. 2726, (1996) pp. 244-253.
John L. Nistler et al., "Large Area Optical Design Rule Checker for Logic PSM Application," SPIE vol. 2254 Photomask and X-Ray Mask Technology (1994), pp. 78-83.

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE43659E1 (en) * 2000-06-30 2012-09-11 Kabushiki Kaisha Toshiba Method for making a design layout of a semiconductor integrated circuit
US10216890B2 (en) 2004-04-21 2019-02-26 Iym Technologies Llc Integrated circuits having in-situ constraints
US10846454B2 (en) 2004-04-21 2020-11-24 Iym Technologies Llc Integrated circuits having in-situ constraints
US10860773B2 (en) 2004-04-21 2020-12-08 Iym Technologies Llc Integrated circuits having in-situ constraints
US20090299512A1 (en) * 2008-06-02 2009-12-03 Renesas Technology Corp. Semiconductor manufacturing system and method
US9230053B2 (en) 2014-02-12 2016-01-05 Samsung Electronics Co., Ltd. Rule generating apparatus and method using lithography simulation
US20190095550A1 (en) * 2017-09-25 2019-03-28 International Business Machines Corporation Optimizing integrated circuit designs based on interactions between multiple integration design rules
US10592627B2 (en) 2017-09-25 2020-03-17 International Business Machines Corporation Optimizing integrated circuit designs based on interactions between multiple integration design rules
US10628544B2 (en) * 2017-09-25 2020-04-21 International Business Machines Corporation Optimizing integrated circuit designs based on interactions between multiple integration design rules

Also Published As

Publication number Publication date
JP4077141B2 (en) 2008-04-16
JP2002026126A (en) 2002-01-25
US20020002697A1 (en) 2002-01-03
TW516077B (en) 2003-01-01
USRE43659E1 (en) 2012-09-11
USRE42302E1 (en) 2011-04-19
KR100437980B1 (en) 2004-07-02
US6507931B2 (en) 2003-01-14
KR20020002323A (en) 2002-01-09

Similar Documents

Publication Publication Date Title
USRE42302E1 (en) Method for making a design layout and mask
US7155689B2 (en) Design-manufacturing interface via a unified model
US7735053B2 (en) Correction method and correction system for design data or mask data, validation method and validation system for design data or mask data, yield estimation method for semiconductor integrated circuit, method for improving design rule, mask production method, and semiconductor integrated circuit production method
JP4866683B2 (en) Semiconductor device manufacturing method, data creation apparatus, data creation method, and program
US7194704B2 (en) Design layout preparing method
US7103870B2 (en) Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US7526748B2 (en) Design pattern data preparing method, mask pattern data preparing method, mask manufacturing method, semiconductor device manufacturing method, and program recording medium
KR100962859B1 (en) Integrated circuit selective scaling
US7266801B2 (en) Design pattern correction method and mask pattern producing method
US7716628B2 (en) System, method and program for generating mask data, exposure mask and semiconductor device in consideration of optical proximity effects
US20080127029A1 (en) Closed-loop design for manufacturability process
KR20080067624A (en) Designer's intent tolerance bands for proximity correction and checking
JP4171718B2 (en) Method for predicting misalignment of integrated circuits
US10445452B2 (en) Simulation-assisted wafer rework determination
Maurer et al. Evaluation of a fast and flexible OPC package: OPTISSIMO
JP4195825B2 (en) Method for determining both process parameter or design rule and process parameter, method for manufacturing semiconductor integrated circuit device, system for determining both process parameter or design rule and process parameter, and program
JP2004163472A (en) Method for designing photomask, photomask, and semiconductor device
CN116710843A (en) Optical proximity correction for free shape
US20090113376A1 (en) Apparatus for OPC Automation and Method for Fabricating Semiconductor Device Using the Same
US20240193338A1 (en) Free-form layout feature retargeting
JP2010135638A (en) Electron beam exposure method
Smey et al. Interconnect Synthesis for Lithography and Manufacturability in Deep Submicron Design
Balasinski Optimizing IC Design for Manufacturability-2011 Update
Konomi et al. Concurrent development methodology from design rule to OPC in 45-nm node logic device
JP2000138159A (en) Mask pattern preparing method and device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043709/0035

Effective date: 20170706