USRE42116E1 - Low dropout regulator capable of on-chip implementation - Google Patents
Low dropout regulator capable of on-chip implementation Download PDFInfo
- Publication number
- USRE42116E1 USRE42116E1 US12/425,317 US42531709A USRE42116E US RE42116 E1 USRE42116 E1 US RE42116E1 US 42531709 A US42531709 A US 42531709A US RE42116 E USRE42116 E US RE42116E
- Authority
- US
- United States
- Prior art keywords
- low
- dropout regulator
- output
- error amplifier
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 39
- 230000000694 effects Effects 0.000 claims description 10
- 238000005516 engineering process Methods 0.000 claims description 4
- 238000013016 damping Methods 0.000 claims description 3
- 230000001052 transient effect Effects 0.000 abstract description 11
- 238000013461 design Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
Definitions
- This invention relates to an internally compensated low-dropout regulator, and in particular to such a regulator that does not necessarily require an off-chip capacitor for stability, to improve both load transient response and power supply rejection ratio.
- LDO low-dropout regulator
- On-chip and local LDOs are used to power up system sub-blocks individually and this can significantly reduce cross talk, improve voltage regulation and eliminate voltage spikes.
- an off-chip capacitor which provides LDO stability and good load transient response, cannot be eliminated in conventional LDO designs based on pole-zero cancellation. This is the main obstacle to the full integration of LDOs in system-on-chip designs. Though there are some LDO designs with internal compensation, the frequency and transient performances are sacrificed as tradeoffs.
- a conventional CMOS LDO as shown in FIG. 1 , comprises an error amplifier (EA), a voltage buffer (VB), a power p-type MOS (Metal-Oxide-Semiconductor) transistor operating in saturation region, a voltage reference providing a reference voltage (V REF ), feedback resistors R F1 and R F2 , an input capacitor C IN and an output capacitor C OUT .
- EA error amplifier
- VB voltage buffer
- V REF voltage reference providing a reference voltage
- R F1 and R F2 feedback resistors
- an input capacitor C IN and an output capacitor C OUT
- This LDO circuit can be easily integrated in many integrated-circuit technologies but the off-chip output capacitor is necessary for stable operation and dynamic performances. Frequency compensation of the LDO is achieved by pole-zero cancellation, as disclosed in G. A. Rincon-Mora and P. E.
- a circuit of low-dropout regulator comprising an error amplifier, a high-gain second-stage amplifier, a power p-type MOS transistor operating in either linear or saturation region, a first-order high-pass feedback network, a frequency compensation circuitry implementing damping-factor-control compensation and a voltage reference.
- FIG. 1 is the block diagram illustrating a generic LDO according to the prior art
- FIG. 2 is the block diagram illustrating the structure of a LDO according to an embodiment of the present invention
- FIG. 3 is the schematic of the LDO according to an embodiment of the present invention.
- FIG. 4 is the Bode plot of loop gain of the LDO of FIG. 3 with an off-chip capacitor
- FIG. 5 is the Bode plot of loop gain of the LDO of FIG. 3 without an off-chip capacitor
- FIG. 6 is the measured load transient response of the LDO of FIG. 3 with an off-chip capacitor
- FIG. 7 is the measured load transient response of the LDO of FIG. 3 without an off-chip capacitor
- FIG. 8 is the measured power supply rejection ratio of the LDO of FIG. 3 with an off-chip capacitor
- FIG. 9 is the measured power supply rejection ratio of the LDO of FIG. 3 without an off-chip capacitor
- FIG. 10 is the measured ripple rejection of the LDO of FIG. 3 .
- FIG. 11 is a circuit diagram showing a second embodiment of the invention.
- the present invention provides a low-dropout regulator which is based on the concept of frequency compensation of a three-stage amplifier with a pole-splitting effect.
- the theory of existing frequency compensation topologies of multi-stage amplifier has been disclosed in K. N. Leung and P. K. T. Mok, “Analysis of Multi-Stage Amplifier-Frequency Compensation,” IEEE Transactions on Circuits and Systems I, vol. 48, no. 9, pp.1041-1056, September 2001.
- the loop-gain bandwidth which relates significantly to the response time of LDO, is controlled by the associated frequency compensation scheme.
- FIG. 2 An example of a LDO according to an embodiment of the invention is illustrated in FIG. 2 , and the structure of the LDO can be viewed as an amplifier with three gain stages.
- the first stage is an error amplifier and is used to compare the reference voltage and the feedback scaled output voltage.
- the second stage functions as a high-swing high-gain stage in common-source configuration, and it boosts the loop gain for high-precision regulated output voltage.
- the power p-type MOS transistor can be viewed as the third stage, and it can operate in either linear or saturation region.
- the low-frequency loop gain is high since the first two stages provide a very high signal gain.
- an advanced frequency compensation technique is needed to make the LDO stable.
- the stability of the LDO illustrated in FIG. 2 is achieved by using a damping-factor-control frequency compensation technique.
- the damping-factor-control means is achieved by an extra gain stage with a feedback capacitor C m2 .
- This damping-factor-control block has a transconductance g m4 and is connected at the output of the first stage.
- An additional compensation capacitor C m1 is connected between the output of the first stage and the output of the LDO.
- the effect from the second and third poles can be canceled by the left-half-plane zero created by the output capacitor and its electrostatic series resistance as well as another left-half-plane zero generated from the feedback resistive network.
- the zero from the resistive network is due to the first-order high-pass characteristic.
- the implementation of this first-order high-pass resistive network is done by a simple potential resistive divider with a capacitor connecting in parallel with the upper resistor.
- ⁇ ⁇ T o ( R F ⁇ 2 R F ⁇ 1 + R F ⁇ 2 ) ⁇ g m ⁇ 1 ⁇ g m ⁇ 2 ⁇ g m ⁇ p ⁇ R ⁇ ⁇ 1 ⁇ R o ⁇ 2
- the complex pole has a damping factor of 1/ ⁇ square root over (2) ⁇ .
- p 2,3 can be canceled by z e and z f . Since p 2,3 splits to a high frequency by the DFC compensation scheme, z e and z f are at high frequencies. This implies that a low electrostatic series resistance is needed. A better load transient response and power supply rejection ratio can be obtained. Moreover, p f is designed to be larger than the unity-gain frequency of the loop gain for a good phase margin. Due to the advanced pole-splitting effect by damping-factor-control frequency compensation, the pole frequency of p 2,3 is high and a wide loop-gain bandwidth can be achieved.
- Pole-zero cancellation is automatically achieved for z f and p f , and thus the theoretical phase margin is about 90°. However, parasitic poles and zeros will degrade the phase margin.
- the simulated Bode plot of loop gain with an off-chip capacitor is shown in FIG. 5 .
- FIG. 3 is a detailed circuit diagram at a transistor level of one possible realization of the LDO according to the embodiment of the invention as shown in FIG. 2.
- a LDO in accordance with this embodiment of invention has been fabricated.
- the measured load transient responses are shown in FIG. 6 and FIG. 7
- the power supply rejection ratios are shown in FIG. 8 and FIG. 9 .
- the LDO according to this embodiment of the invention is absolutely stable and provides fast responses.
- FIG. 10 shows the good ripple rejection of the LDO according to the embodiment of the invention.
- FIG. 11 is a circuit diagram showing this second possibility with the damping factor control connected to the output of the second gain stage.
- the present invention solves stability problem of LDO design and makes system-on-chip possible by providing stable operation and fast dynamic responses either with or without an off-chip capacitor.
- the structure and the corresponding schematic of the LDO invention are illustrated in FIG. 2 and FIG. 3 , respectively. It will be seen that the generic structure of an error amplifier with a voltage buffer is no longer used. Instead, an error amplifier as the first-stage with a high-gain second-stage amplifier is utilized, and this provides a high voltage gain for a high-precision regulated output voltage. Moreover, the power p-type MOS transistor can operate in either triode or saturation region, and the chip area can thus be reduced.
- the stability of the invention is achieved by considering the LDO as a three-stage high-gain amplifier with damping-factor-control frequency compensation using a technique, for example, such as that described in U.S. Pat. No. 6,208,206 and disclosed in K. N. Leung, P. K. T. Mok, W. H. Ki and J. K. O. Sin, “Three-Stage Large Capacitive Load Amplifier with Damping-Factor-Control Frequency Compensation,” IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp.221-230, February 2000.
- the voltage reference may be any circuitry that can provide a stable voltage insensitive to supply voltage and temperature.
- An example of such a circuit is described in U.S. Pat. No. 6,441,680.
- the LDO is absolutely stable either with or without the output capacitor.
- the required internal compensation capacitors are small and can be easily integrated in any standard CMOS technology.
- the small compensation capacitors speed up the transient response as well.
- the wide bandwidth of the LDO provides a good power supply rejection ratio to reject high-frequency noise from voltage supply, and the LDO serves well as a post regulator for switching-mode power converters.
- the measured load transient responses and the power supply rejection ratios show that the LDO is absolutely stable and provides fast responses.
- the good ripple rejection of the LDO shows the post-regulation ability of the LDO.
Abstract
A low-dropout regulator comprises a high-gain error amplifier having a differential input stage and a single-ended output, a high-swing high-positive-gain second stage with input connecting to the output of the error amplifier and a single-ended output, a p-type MOS transistor with gate terminal connecting to the output of the second stage, source terminal connecting to the supply voltage, and drain terminal to the output of the low-dropout regulator. A first-order high-pass feedback network connects the output of the low-dropout regulator and the positive input of the error amplifier, and a damping-factor-control means comprising a negative gain stage with a feedback capacitor connects the input and output of this gain stage. A capacitor is connected between the output of the error amplifier and the output of the low-dropout regulator, while a voltage reference connects to the negative input of the error amplifier. The regulator does not require an off-chip capacitor for stability and has improved load transient response and power supply rejection ratio.
Description
This invention relates to an internally compensated low-dropout regulator, and in particular to such a regulator that does not necessarily require an off-chip capacitor for stability, to improve both load transient response and power supply rejection ratio.
Power management is necessary to reduce standby power consumption of low-power portable applications such as mobile phones and personal digital assistants (PDAs). A low-dropout regulator (LDO) is a type of voltage regulator that is widely utilized in power management integrated circuits. They are especially suitable for applications that require a low-noise and precision supply voltage with minimum off-chip components. With the rapid development of system-on-chip designs, there is a growing trend towards power-management integration. On-chip and local LDOs are used to power up system sub-blocks individually and this can significantly reduce cross talk, improve voltage regulation and eliminate voltage spikes. However, an off-chip capacitor, which provides LDO stability and good load transient response, cannot be eliminated in conventional LDO designs based on pole-zero cancellation. This is the main obstacle to the full integration of LDOs in system-on-chip designs. Though there are some LDO designs with internal compensation, the frequency and transient performances are sacrificed as tradeoffs.
A conventional CMOS LDO, as shown in FIG. 1 , comprises an error amplifier (EA), a voltage buffer (VB), a power p-type MOS (Metal-Oxide-Semiconductor) transistor operating in saturation region, a voltage reference providing a reference voltage (VREF), feedback resistors RF1 and RF2, an input capacitor CIN and an output capacitor COUT. This LDO circuit can be easily integrated in many integrated-circuit technologies but the off-chip output capacitor is necessary for stable operation and dynamic performances. Frequency compensation of the LDO is achieved by pole-zero cancellation, as disclosed in G. A. Rincon-Mora and P. E. Allen, “A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator,” IEEE Journal of Solid-State Circuits, vol. 33, no. 1, pp.36-44, January 1998 and in G. A. Rincon-Mora and P. E. Allen, “Optimized Frequency-Shaping Circuit Topologies for LDO's,” IEEE Transaction on Circuit and Systems II, vol. 45, no. 6, pp.703-708, June 1998. Some advanced LDOs utilize “pole-splitting” effect, for example, as disclosed in G. A. Rincon-Mora, “Active Multiplier in Miller-Compensated Circuits,” IEEE Journal of Solid-State Circuits, vol. 35, no. 1, pp.26-32, January 2000 and in U.S. Pat. No. 6,304,131. However, the off-chip c still required, and the loop-gain bandwidth, which determines the load transient response and power supply rejection ratio, is not sufficient for some high-performance circuits. In fact, the off-chip capacitor provides high LDO performance but is a hinder to system-on-chip design.
According to the present invention there is provided a circuit of low-dropout regulator comprising an error amplifier, a high-gain second-stage amplifier, a power p-type MOS transistor operating in either linear or saturation region, a first-order high-pass feedback network, a frequency compensation circuitry implementing damping-factor-control compensation and a voltage reference.
An embodiment of the invention will now be described by the way of example and with reference to accompanying drawings, in which
The present invention provides a low-dropout regulator which is based on the concept of frequency compensation of a three-stage amplifier with a pole-splitting effect. The theory of existing frequency compensation topologies of multi-stage amplifier has been disclosed in K. N. Leung and P. K. T. Mok, “Analysis of Multi-Stage Amplifier-Frequency Compensation,” IEEE Transactions on Circuits and Systems I, vol. 48, no. 9, pp.1041-1056, September 2001. In fact, the loop-gain bandwidth, which relates significantly to the response time of LDO, is controlled by the associated frequency compensation scheme.
An example of a LDO according to an embodiment of the invention is illustrated in FIG. 2 , and the structure of the LDO can be viewed as an amplifier with three gain stages. The first stage is an error amplifier and is used to compare the reference voltage and the feedback scaled output voltage. The second stage functions as a high-swing high-gain stage in common-source configuration, and it boosts the loop gain for high-precision regulated output voltage. The power p-type MOS transistor can be viewed as the third stage, and it can operate in either linear or saturation region. The low-frequency loop gain is high since the first two stages provide a very high signal gain. However, with regard of the LDO stability, it is not preferable as there are three low-frequency poles associated with the LDO. Thus, an advanced frequency compensation technique is needed to make the LDO stable.
The stability of the LDO illustrated in FIG. 2 is achieved by using a damping-factor-control frequency compensation technique. The damping-factor-control means is achieved by an extra gain stage with a feedback capacitor Cm2. This damping-factor-control block has a transconductance gm4 and is connected at the output of the first stage. An additional compensation capacitor Cm1 is connected between the output of the first stage and the output of the LDO. By using this scheme, the poles of the LDO split. The first pole, which is a function of gain and compensation capacitance Cm1, locates at a very low frequency while the second and third poles locate at high frequencies. The effect from the second and third poles can be canceled by the left-half-plane zero created by the output capacitor and its electrostatic series resistance as well as another left-half-plane zero generated from the feedback resistive network. The zero from the resistive network is due to the first-order high-pass characteristic. The implementation of this first-order high-pass resistive network is done by a simple potential resistive divider with a capacitor connecting in parallel with the upper resistor. The stability of the LDO according to an embodiment of the invention, as a result, can be achieved in cases both with and without an off-chip capacitor.
The stability of the LDO according to this embodiment of the invention may be considered for two cases: IOUT=0 and IOUT≠0. Define that
- 1. gm1, gm2, gmp and gm4 are the transconductances of the first gain stage, second gain stage, p-type power MOS transistor and damping-factor-control block, respectively,
- 2. Ro1, Ro2 and rop are the output resistances of the first gain stage, second gain stage and power p-type MOS transistor, respectively, and
- 3. Cg is the gate capacitance of p-type MOS transistor.
When an off-chip capacitor is connected to the output of the LDO and IOUT=0, the transconductance and the output resistance of the power p-type MOS transistor is minimum and maximum, respectively. This is the worst-case stability of the LDO with a damping-factor-control frequency compensation scheme. In this situation, the LDO has a transfer function, which is given by
With the condition gm4=4gm1, the complex pole has a damping factor of 1/√{square root over (2)}. Thus, the position of this complex pole is given by
With the condition gm4=4gm1, the complex pole has a damping factor of 1/√{square root over (2)}. Thus, the position of this complex pole is given by
The effect of p2,3 can be canceled by ze and zf. Since p2,3 splits to a high frequency by the DFC compensation scheme, ze and zf are at high frequencies. This implies that a low electrostatic series resistance is needed. A better load transient response and power supply rejection ratio can be obtained. Moreover, pf is designed to be larger than the unity-gain frequency of the loop gain for a good phase margin. Due to the advanced pole-splitting effect by damping-factor-control frequency compensation, the pole frequency of p2,3 is high and a wide loop-gain bandwidth can be achieved.
When the load current increases (IOUT≠0), gmp also increases and the transfer function is rewritten as
It is reduced to a one-zero three-poles system, and anew pole
is created. zf can be used to cancel p2 to make the system stable. Moreover, the low-frequency loop gain decreases and p1 shifts to a higher frequency since gmprop is inversely proportional to √{square root over (IOUT)}. Moreover, it is noted that the electrostatic-series-resistance zero has no effect on this condition since an electrostatic-series-resistance pole is created simultaneously. The simulated Bode plot of loop gain with an off-chip capacitor is shown in FIG. 4.
It is reduced to a one-zero three-poles system, and a
is created. zf can be used to cancel p2 to make the system stable. Moreover, the low-frequency loop gain decreases and p1 shifts to a higher frequency since gmprop is inversely proportional to √{square root over (IOUT)}. Moreover, it is noted that the electrostatic-series-resistance zero has no effect on this condition since an electrostatic-series-resistance pole is created simultaneously. The simulated Bode plot of loop gain with an off-chip capacitor is shown in FIG. 4.
When the LDO according to this embodiment of the invention is used for an application without using the off-chip capacitor, the LDO is also stable for finite load current range. Under such circumstance, COUT=0 and electrostatic series resistance does not exist. Moreover, the second and third poles are pushed to frequencies that are much higher than the unity-gain frequency of loop gain due to a large gmp with transfer function given by
Pole-zero cancellation is automatically achieved for zf and pf, and thus the theoretical phase margin is about 90°. However, parasitic poles and zeros will degrade the phase margin. The simulated Bode plot of loop gain with an off-chip capacitor is shown in FIG. 5.
It should also be noted that the damping-factor-control means could be connected not only to the output of the first gain stage, but also to the output of the second gain stage. FIG. 11 is a circuit diagram showing this second possibility with the damping factor control connected to the output of the second gain stage.
At least in preferred embodiments, the present invention solves stability problem of LDO design and makes system-on-chip possible by providing stable operation and fast dynamic responses either with or without an off-chip capacitor. The structure and the corresponding schematic of the LDO invention are illustrated in FIG. 2 and FIG. 3 , respectively. It will be seen that the generic structure of an error amplifier with a voltage buffer is no longer used. Instead, an error amplifier as the first-stage with a high-gain second-stage amplifier is utilized, and this provides a high voltage gain for a high-precision regulated output voltage. Moreover, the power p-type MOS transistor can operate in either triode or saturation region, and the chip area can thus be reduced. The stability of the invention is achieved by considering the LDO as a three-stage high-gain amplifier with damping-factor-control frequency compensation using a technique, for example, such as that described in U.S. Pat. No. 6,208,206 and disclosed in K. N. Leung, P. K. T. Mok, W. H. Ki and J. K. O. Sin, “Three-Stage Large Capacitive Load Amplifier with Damping-Factor-Control Frequency Compensation,” IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp.221-230, February 2000. The use of the compensation scheme described in U.S. Pat. No. 6,208,206 with the addition of a first-order high-pass feedback network achieves the stability of LDO and fast dynamic responses. The voltage reference may be any circuitry that can provide a stable voltage insensitive to supply voltage and temperature. An example of such a circuit is described in U.S. Pat. No. 6,441,680.
With this structure, the LDO is absolutely stable either with or without the output capacitor. Moreover, the required internal compensation capacitors are small and can be easily integrated in any standard CMOS technology. The small compensation capacitors speed up the transient response as well. The wide bandwidth of the LDO provides a good power supply rejection ratio to reject high-frequency noise from voltage supply, and the LDO serves well as a post regulator for switching-mode power converters. The measured load transient responses and the power supply rejection ratios show that the LDO is absolutely stable and provides fast responses. Moreover, the good ripple rejection of the LDO shows the post-regulation ability of the LDO.
An example of the present invention has been described above but it will be understood that a number of variations may be made to the circuit design without departing from the spirit and scope of the present invention. At least in its preferred forms the present invention provides a significant departure from the prior art both conceptually and structurally. While a particular embodiment of the present invention has been described, it is understood that various alternatives, modifications and substitutions can be made without departing from the concept of the present invention. Moreover, the present invention is disclosed in CMOS implementation but the present invention is not limited to any particular integrated-circuit technology and also discrete-component implementation.
Claims (38)
1. A low-dropout regulator comprising:
a high-gain error amplifier having a differential input stage and a single-ended output
a high-swing high-positive-gain second stage with input connecting to the output of the error amplifier and a single-ended output
a p-type MOS transistor with gate terminal connecting to the output of the second stage, source terminal connecting to the supply voltage, and drain terminal to the output of the low-dropout regulator
a first-order high-pass feedback network connecting to the output of the low-dropout regulator and the positive input of the error amplifier
a damping-factor-control means comprising a negative gain stage with a feedback capacitor connecting between the input and output of this gain stage, wherein the damping-factor-control means is coupled to the error amplifier or to the second stage;
a capacitor connecting between the output of the error amplifier and the output of the low-dropout regulator
a voltage reference connecting to the negative input of the error amplifier.
2. A low-dropout regulator as claimed in 1 wherein said the second stage is in common-source configuration.
3. A low-dropout regulator as claimed in 1 wherein said the p-type MOS transistor operates in either linear or saturation region.
4. A low-dropout regulator as claimed in 1 wherein said the first-order high-pass feedback network comprises two resistors connecting in series, one of said resistors being connected between the output of LDO the low-dropout regulator and the positive input of the error amplifier, and the other said resistor being connected between the positive input of the error amplifier and the ground, and wherein a capacitor is connected between the output of LDO the low-dropout regulator and the positive input of the error amplifier.
5. A low-dropout regulator as claimed in 4 wherein said the first-order high-pass feedback network creates a left-half-plane zero and a left-half-plane pole.
6. A low-dropout regulator as claimed in 5 wherein said the first-order high-pass feedback network provides that the frequency of the left-half-plane zero is lower than the frequency of the left-half-plane pole.
7. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means is a gain stage with voltage gain larger than one.
8. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means includes circuitry to define the output voltage level.
9. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means includes a high-swing common-source output stage.
10. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means provides a pole-splitting effect.
11. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means locates a pole at a low frequency while locating the second and third poles at high frequency.
12. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means locates the second and third poles at high frequency and the poles can in separate form or complex form.
13. A low-dropout regulator as claimed in 1 wherein said the damping-factor-control means is connected at the an output of the second gain stage.
14. A low-dropout regulator as claimed in 1 wherein said the low-dropout regulator is stabilized with an off-chip capacitor.
15. A low-dropout regulator as claimed in 1 wherein said the low-dropout regulator is stabilized without an off-chip capacitor.
16. A low-dropout regulator as claimed in 14 wherein said the low-dropout regulator has four poles and two zeros when the off-chip capacitor is connected at the output of the low-dropout regulator.
17. A low-dropout regulator as claimed in 16 wherein said the low-dropout regulator uses the two zeros cancel the effect of the second and third poles while keeping the fourth pole after the unity-gain frequency of the loop gain.
18. A low-dropout regulator as claimed in 15 wherein said low-dropout regulator has two poles and one zero when no off-chip capacitor is connected at the output of the low-dropout regulator.
19. A low-dropout regulator as claimed in 18 wherein said the low-dropout regulator uses the zero to cancel the effect of the second pole.
20. A low-dropout regulator as claimed in 1 wherein said the voltage reference is a circuit that provides a supply- and temperature-independent voltage to define the output voltage of the low-dropout regulator.
21. A low-dropout regulator as claimed in 1 wherein said the low-dropout regulator is implemented in an integrated-circuit technology or discrete-component implementation.
22. A low-dropout regulator comprising a three-stage amplifier formed of (a) a high-gain error amplifier, (b) a high-swing high-positive gain second stage and (c) a p-type MOS transistor the gate terminal of which is connected to the an output of said second stage, wherein said regulator further comprises damping-factor-control means connected to the an output of the said error amplifier, wherein the damping-factor-control means comprises a negative gain stage.
23. A low-dropout regulator comprising a three-stage amplifier formed of (a) a high-gain error amplifier, (b) a high-swing high-positive gain second stage and (c) a p-type MOS transistor the gate terminal of which is connected to the an output of said second stage, wherein said regulator further comprises damping-factor-control means connected to the output of the said second stage, wherein the damping-factor-control means comprises a negative gain stage.
24. An integrated circuit, comprising:
an error amplifier;
a high-swing high-positive-gain stage including an input terminal coupled to an output terminal of the error amplifier;
a transistor including a gate terminal coupled to an output terminal of the high-swing high-positive-gain stage; and
a damping-factor-control circuit including a negative gain stage and a feedback capacitor, wherein the damping factor-circuit is coupled to the output terminal of the high-swing high-positive gain stage or to the error amplifier.
25. The integrated circuit of claim 24 , further comprising a voltage reference circuit coupled to a negative input terminal of the error amplifier.
26. The integrated circuit of claim 24 , further comprising a capacitor disposed between the output terminal of the error amplifier and a regulator output terminal of the integrated circuit.
27. The integrated circuit of claim 24 , further comprising a first-order high-pass feedback network coupled to a regulator output terminal of the integrated circuit and a positive input terminal of the error amplifier.
28. The integrated circuit of claim 28 , wherein the first-order high-pass feedback network comprises a first resistor coupled between the regulator output terminal of the integrated circuit and the positive input terminal of the error amplifier and a second resistor coupled between the positive input terminal of the error amplifier and ground, and wherein the integrated circuit further comprises a capacitor disposed between the regulator output terminal and the positive input terminal of the error amplifier.
29. The integrated circuit of claim 29 , wherein the first-order high-pass feedback network is configured to create a left-half-plane zero and a left-half-plane pole.
30. The integrated circuit of claim 30 , wherein the first-order high-pass feedback network is configured to provide a frequency of the left-half-plane zero that is lower than a frequency of the left-half-plane pole.
31. The integrated circuit of claim 24 , wherein the damping-factor-control circuit is coupled to the output terminal of the error amplifier.
32. The integrated circuit of claim 24 , wherein the damping-factor-control circuit comprises a high-swing common-source output terminal stage.
33. The integrated circuit of claim 24 , wherein the damping-factor-control circuit is configured to provide a pole-splitting effect.
34. An integrated circuit, comprising:
an error amplifier;
a high-swing high-positive-gain stage including an input terminal coupled to an output terminal of the error amplifier;
a transistor including a gate terminal coupled to an output terminal of the high-swing high-positive-gain stage; and
a damping-factor-control circuit coupled to the error amplifier or to the high-swing high-positive-gain stage, wherein the damping-factor-control circuit is configured to locate a first pole at a first frequency and to locate a second pole and a third pole at a second frequency higher than the first frequency.
35. The integrated circuit of claim 34 , wherein the error amplifier comprises a high-gain error amplifier, and wherein the error amplifier comprises a differential-input stage and a single-ended output terminal.
36. The integrated circuit of claim 35 , wherein the transistor is a p-type transistor, and wherein the p-type transistor is coupled to a regulator output terminal of the integrated circuit.
37. The integrated circuit of claim 35 , wherein the high-swing high-positive-gain stage comprises a common-source configuration.
38. The low-dropout regulator of claim 23 , wherein the damping-factor control means further comprises a feedback capacitor coupled to the output of the high-swing high-positive gain second stage.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/425,317 USRE42116E1 (en) | 2002-12-23 | 2009-04-16 | Low dropout regulator capable of on-chip implementation |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US43535702P | 2002-12-23 | 2002-12-23 | |
US10/739,115 US7205827B2 (en) | 2002-12-23 | 2003-12-19 | Low dropout regulator capable of on-chip implementation |
US12/425,317 USRE42116E1 (en) | 2002-12-23 | 2009-04-16 | Low dropout regulator capable of on-chip implementation |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/739,115 Reissue US7205827B2 (en) | 2002-12-23 | 2003-12-19 | Low dropout regulator capable of on-chip implementation |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE42116E1 true USRE42116E1 (en) | 2011-02-08 |
Family
ID=32871835
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/739,115 Ceased US7205827B2 (en) | 2002-12-23 | 2003-12-19 | Low dropout regulator capable of on-chip implementation |
US12/425,317 Expired - Lifetime USRE42116E1 (en) | 2002-12-23 | 2009-04-16 | Low dropout regulator capable of on-chip implementation |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/739,115 Ceased US7205827B2 (en) | 2002-12-23 | 2003-12-19 | Low dropout regulator capable of on-chip implementation |
Country Status (1)
Country | Link |
---|---|
US (2) | US7205827B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220269296A1 (en) * | 2021-02-20 | 2022-08-25 | Realtek Semiconductor Corporation | Low dropout regulator |
Families Citing this family (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7602359B2 (en) * | 2004-02-02 | 2009-10-13 | Seiko Epson Corporation | Image signal correcting method, correcting circuit, electro-optical device, and electronic apparatus |
US7388357B2 (en) * | 2004-06-15 | 2008-06-17 | Semtech Corporation | Method and apparatus for reducing input supply ripple in a DC-DC switching converter |
FR2872305B1 (en) * | 2004-06-24 | 2006-09-22 | St Microelectronics Sa | METHOD FOR CONTROLLING THE OPERATION OF A LOW VOLTAGE DROP REGULATOR AND CORRESPONDING INTEGRATED CIRCUIT |
FR2881537B1 (en) * | 2005-01-28 | 2007-05-11 | Atmel Corp | STANDARD CMOS REGULATOR WITH LOW FLOW, HIGH PSRR, LOW NOISE WITH NEW DYNAMIC COMPENSATION |
US7135842B2 (en) * | 2005-01-31 | 2006-11-14 | Freescale Semiconductor, Inc. | Voltage regulator having improved IR drop |
JP2007011972A (en) * | 2005-07-04 | 2007-01-18 | Toshiba Corp | Direct current power supply voltage stabilization circuit |
DE102005039114B4 (en) * | 2005-08-18 | 2007-06-28 | Texas Instruments Deutschland Gmbh | Voltage regulator with a low voltage drop |
US8054055B2 (en) * | 2005-12-30 | 2011-11-08 | Stmicroelectronics Pvt. Ltd. | Fully integrated on-chip low dropout voltage regulator |
US7589507B2 (en) * | 2005-12-30 | 2009-09-15 | St-Ericsson Sa | Low dropout regulator with stability compensation |
TWI277109B (en) * | 2006-01-19 | 2007-03-21 | Ind Tech Res Inst | Capacitor multiplier |
US7755338B2 (en) * | 2007-07-12 | 2010-07-13 | Qimonda North America Corp. | Voltage regulator pole shifting method and apparatus |
WO2009098545A1 (en) * | 2008-02-04 | 2009-08-13 | Freescale Semiconductor, Inc. | Low drop-out dc voltage regulator |
JP5326628B2 (en) * | 2008-03-03 | 2013-10-30 | 富士通株式会社 | Electronic circuit equipment |
ATE534189T1 (en) * | 2008-04-08 | 2011-12-15 | Austriamicrosystems Ag | AMPLIFIER ARRANGEMENT AND SIGNAL GENERATION METHOD |
EP2151732B1 (en) * | 2008-08-08 | 2012-10-17 | CSEM Centre Suisse d'Electronique et de Microtechnique SA - Recherche et Développement | Stable low dropout voltage regulator |
TWI377460B (en) * | 2008-09-02 | 2012-11-21 | Faraday Tech Corp | Reference current generator circuit for low-voltage applications |
US7619402B1 (en) | 2008-09-26 | 2009-11-17 | Hong Kong Applied Science And Technology Research Institute Co., Ltd. | Low dropout voltage regulator with programmable on-chip output voltage for mixed signal embedded applications |
US20110133710A1 (en) * | 2009-12-08 | 2011-06-09 | Deepak Pancholi | Partial Feedback Mechanism in Voltage Regulators to Reduce Output Noise Coupling and DC Voltage Shift at Output |
US8471538B2 (en) * | 2010-01-25 | 2013-06-25 | Sandisk Technologies Inc. | Controlled load regulation and improved response time of LDO with adaptive current distribution mechanism |
US8373398B2 (en) | 2010-09-24 | 2013-02-12 | Analog Devices, Inc. | Area-efficient voltage regulators |
US8957647B2 (en) * | 2010-11-19 | 2015-02-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for voltage regulation using feedback to active circuit element |
TWI447556B (en) | 2011-06-14 | 2014-08-01 | Novatek Microelectronics Corp | Fast response current source |
CN102841624B (en) * | 2011-06-24 | 2015-09-16 | 联咏科技股份有限公司 | Rapid reaction current source |
US8692529B1 (en) * | 2011-09-19 | 2014-04-08 | Exelis, Inc. | Low noise, low dropout voltage regulator |
CN103176494B (en) * | 2011-12-23 | 2014-08-27 | 联芯科技有限公司 | Voltage-controlled zero compensating circuit |
US9753473B2 (en) * | 2012-10-02 | 2017-09-05 | Northrop Grumman Systems Corporation | Two-stage low-dropout frequency-compensating linear power supply systems and methods |
US9122292B2 (en) | 2012-12-07 | 2015-09-01 | Sandisk Technologies Inc. | LDO/HDO architecture using supplementary current source to improve effective system bandwidth |
EP2778823B1 (en) * | 2013-03-15 | 2018-10-10 | Dialog Semiconductor GmbH | Method to limit the inrush current in large output capacitance LDOs |
CN103475219B (en) * | 2013-09-15 | 2015-08-26 | 中国北方发动机研究所(天津) | A kind of wide power source low dropout voltage regulator circuit |
US10185339B2 (en) * | 2013-09-18 | 2019-01-22 | Texas Instruments Incorporated | Feedforward cancellation of power supply noise in a voltage regulator |
CN103744462B (en) * | 2013-10-22 | 2015-11-18 | 中山大学 | A kind of low pressure difference linear voltage regulator transient response intensifier circuit and control method thereof |
CN104391533A (en) * | 2014-11-12 | 2015-03-04 | 记忆科技(深圳)有限公司 | High-PSRR (power supply rejection ratio) LDO (low dropout regulator) circuit |
CN105786079A (en) * | 2014-12-26 | 2016-07-20 | 上海贝岭股份有限公司 | Low dropout regulator with compensating circuit |
US9588540B2 (en) * | 2015-09-10 | 2017-03-07 | Freescale Semiconductor, Inc. | Supply-side voltage regulator |
DE102016201171B4 (en) * | 2016-01-27 | 2021-07-22 | Dialog Semiconductor (Uk) Limited | Customizable gain control for voltage regulators |
US10033269B2 (en) | 2016-04-29 | 2018-07-24 | Infineon Technologies Austria Ag | Voltage doubler with capacitor module for increasing capacitance |
US10033264B2 (en) | 2016-04-29 | 2018-07-24 | Infineon Technologies Austria Ag | Bulk capacitor switching for power converters |
CN107589774A (en) * | 2017-06-02 | 2018-01-16 | 江苏万邦微电子有限公司 | It is a kind of based on the method for managing power supply without electric capacity LDO outside piece |
CN107621845B (en) * | 2017-09-26 | 2018-09-25 | 华南理工大学 | A kind of low-dropout regulator |
US11009901B2 (en) * | 2017-11-15 | 2021-05-18 | Qualcomm Incorporated | Methods and apparatus for voltage regulation using output sense current |
CN108282160B (en) * | 2017-12-29 | 2021-08-31 | 成都微光集电科技有限公司 | System for preventing LDO's power tube produces oscillation when closing |
CN111245202A (en) * | 2019-12-23 | 2020-06-05 | Tcl华星光电技术有限公司 | Power supply circuit |
US11474548B2 (en) | 2020-04-03 | 2022-10-18 | Wuxi Petabyte Technologies Co, Ltd. | Digital low-dropout regulator (DLDO) with fast feedback and optimized frequency response |
US11675378B2 (en) | 2020-09-14 | 2023-06-13 | Sony Semiconductor Solutions Corporation | Low-dropout regulator architecture with undershoot mitigation |
CN112947670B (en) * | 2021-04-01 | 2024-01-30 | 苏州喻芯半导体有限公司 | LDO circuit capable of fast responding |
CN114578884B (en) * | 2021-05-03 | 2024-02-02 | 宁波奥拉半导体股份有限公司 | Linear voltage regulator and system with same |
TWI801922B (en) * | 2021-05-25 | 2023-05-11 | 香港商科奇芯有限公司 | Voltage regulator |
CN114253330A (en) * | 2021-12-02 | 2022-03-29 | 电子科技大学 | Quick transient response's no off-chip capacitance low dropout linear voltage regulator |
CN115097893B (en) * | 2022-08-15 | 2023-08-18 | 深圳清华大学研究院 | LDO circuit and MCU chip capable of outputting capacitor without plug-in |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5861736A (en) * | 1994-12-01 | 1999-01-19 | Texas Instruments Incorporated | Circuit and method for regulating a voltage |
US6104179A (en) * | 1998-07-23 | 2000-08-15 | Nec Corporation | Low-power consumption noise-free voltage regulator |
US6208206B1 (en) | 1999-02-11 | 2001-03-27 | The Hong Kong University Of Science And Technology | Frequency compensation techniques for low-power multistage amplifiers |
US6300749B1 (en) | 2000-05-02 | 2001-10-09 | Stmicroelectronics S.R.L. | Linear voltage regulator with zero mobile compensation |
US6304131B1 (en) | 2000-02-22 | 2001-10-16 | Texas Instruments Incorporated | High power supply ripple rejection internally compensated low drop-out voltage regulator using PMOS pass device |
US6369554B1 (en) * | 2000-09-01 | 2002-04-09 | Marvell International, Ltd. | Linear regulator which provides stabilized current flow |
US6441680B1 (en) | 2001-03-29 | 2002-08-27 | The Hong Kong University Of Science And Technology | CMOS voltage reference |
US6696869B1 (en) | 2001-08-07 | 2004-02-24 | Globespanvirata, Inc. | Buffer circuit for a high-bandwidth analog to digital converter |
US6710583B2 (en) * | 2001-09-28 | 2004-03-23 | Catalyst Semiconductor, Inc. | Low dropout voltage regulator with non-miller frequency compensation |
US6819165B2 (en) | 2002-05-30 | 2004-11-16 | Analog Devices, Inc. | Voltage regulator with dynamically boosted bias current |
-
2003
- 2003-12-19 US US10/739,115 patent/US7205827B2/en not_active Ceased
-
2009
- 2009-04-16 US US12/425,317 patent/USRE42116E1/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5861736A (en) * | 1994-12-01 | 1999-01-19 | Texas Instruments Incorporated | Circuit and method for regulating a voltage |
US6104179A (en) * | 1998-07-23 | 2000-08-15 | Nec Corporation | Low-power consumption noise-free voltage regulator |
US6208206B1 (en) | 1999-02-11 | 2001-03-27 | The Hong Kong University Of Science And Technology | Frequency compensation techniques for low-power multistage amplifiers |
US6304131B1 (en) | 2000-02-22 | 2001-10-16 | Texas Instruments Incorporated | High power supply ripple rejection internally compensated low drop-out voltage regulator using PMOS pass device |
US6300749B1 (en) | 2000-05-02 | 2001-10-09 | Stmicroelectronics S.R.L. | Linear voltage regulator with zero mobile compensation |
US6369554B1 (en) * | 2000-09-01 | 2002-04-09 | Marvell International, Ltd. | Linear regulator which provides stabilized current flow |
US6441680B1 (en) | 2001-03-29 | 2002-08-27 | The Hong Kong University Of Science And Technology | CMOS voltage reference |
US6696869B1 (en) | 2001-08-07 | 2004-02-24 | Globespanvirata, Inc. | Buffer circuit for a high-bandwidth analog to digital converter |
US6710583B2 (en) * | 2001-09-28 | 2004-03-23 | Catalyst Semiconductor, Inc. | Low dropout voltage regulator with non-miller frequency compensation |
US6819165B2 (en) | 2002-05-30 | 2004-11-16 | Analog Devices, Inc. | Voltage regulator with dynamically boosted bias current |
Non-Patent Citations (13)
Title |
---|
Advisory Action, mailed Jul. 18, 2005, for U.S. Appl. No. 10/739,115, 3 pages. |
Final Office Action, mailed Apr. 20, 2006, for U.S. Appl. No. 10/739,115, 6 pages. |
Final Office Action, mailed Apr. 8, 2005, for U.S. Appl. No. 10/739,115, 5 pages. |
Gabriel A. Rincon-Mora et al., "A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator", IEEE Journal of Solid-State Circuits, 1998, pp. 36-44, vol. 33, No. 1. |
Gabriel A. Rincon-Mora et al., Optimized Frequency-Shaping Circuit Topologies for LDO's, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1998, pp. 703-708, vol. 45, No. 6. |
Gabriel A. Rincon-Mora, "Active Capacitor Multiplier in Miller-Compensated Circuits", IEEE Transactions on Solid-State Circuits, 2000, pp. 26-32, vol. 35, No. 1. |
Ka Nang Leung et al., "Analysis of Multistage Amplifier-Frequency Compensation", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 2001, pp. 1041-1056, vol. 48, No. 9. |
Ka Nang Leung et al., "Three-Stage Large Capacitive Load Amplifier with Damping-Factor-Control Frequency Compensation", IEEE Transactions on Solid-State Circuits, 2000, pp. 221-230, vol. 35, No. 2. |
Microelectronic Circuits, Sedra et al., third edition, p. 456, 1991. |
Microelectronic Circuits, Sedra et al., third edition, p. 456, 1991. Gabriel A. Rincon-Mora, "Active Capacitor Multiplier in Miller-Compensated Circuits", IEEE Transactions on Solid-State Circuits, 2000, pp. 26-32, vol. 35, No. 1. |
Notice of Allowability, mailed Feb. 28, 2007, for U.S. Appl. No. 10/739,115, 2 pages. |
Office Action, mailed Dec. 10, 2004, for U.S. Appl. No. 10/739,115, 5 pages. |
Office Action, mailed Jan. 12, 2006, for U.S. Appl. No. 10/739,115, 6 pages. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220269296A1 (en) * | 2021-02-20 | 2022-08-25 | Realtek Semiconductor Corporation | Low dropout regulator |
Also Published As
Publication number | Publication date |
---|---|
US20040164789A1 (en) | 2004-08-26 |
US7205827B2 (en) | 2007-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE42116E1 (en) | Low dropout regulator capable of on-chip implementation | |
US6710583B2 (en) | Low dropout voltage regulator with non-miller frequency compensation | |
US7495422B2 (en) | Area-efficient capacitor-free low-dropout regulator | |
Leung et al. | A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation | |
US7166991B2 (en) | Adaptive biasing concept for current mode voltage regulators | |
US5889393A (en) | Voltage regulator having error and transconductance amplifiers to define multiple poles | |
US5982226A (en) | Optimized frequency shaping circuit topologies for LDOs | |
Zhan et al. | Output-capacitor-free adaptively biased low-dropout regulator for system-on-chips | |
US7656224B2 (en) | Power efficient dynamically biased buffer for low drop out regulators | |
US7598716B2 (en) | Low pass filter low drop-out voltage regulator | |
US20040004468A1 (en) | LDO regulator with wide output load range and fast internal loop | |
US20060261797A1 (en) | Single-transistor-control low-dropout regulator | |
CN114253330A (en) | Quick transient response's no off-chip capacitance low dropout linear voltage regulator | |
CN101105696A (en) | Voltage buffer circuit for linear potentiostat | |
US20150234404A1 (en) | Low dropout voltage regulator circuits | |
US6522114B1 (en) | Noise reduction architecture for low dropout voltage regulators | |
US9128505B2 (en) | Voltage regulator circuit | |
US11009900B2 (en) | Method and circuitry for compensating low dropout regulators | |
US6812778B1 (en) | Compensating capacitive multiplier | |
El Khadiri et al. | A low noise, high PSR low-dropout regulator for low-cost portable electronics | |
Shi et al. | A transient-enhanced voltage regulator with stability and power-supply-rejection boosting | |
Choi et al. | An Output Capacitor-less Low-dropout Regulator using a Wide-range Single-stage Gain-boosted Error Amplifier and a Frequency-dependent Buffer with a Total Compensation Capacitance of 2.5 pF in 0.5 µm CMOS | |
Huan-ChienYang et al. | High-PSR-bandwidth capacitor-free LDO regulator with 50μA minimized load current requirement for achieving high efficiency at light loads | |
Gong et al. | A wide range high power supply rejection ratio and transient enhanced low drop-out regulator | |
CN114840046B (en) | Linear voltage regulator based on current miller compensation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEUNG, KA NANG;MOK, KWOK TAI;SIGNING DATES FROM 20040308 TO 20040310;REEL/FRAME:026071/0749 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |